

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E. in Electronics and Communication Engineering (ECE)
Scheme of Teaching and Examinations 2021
Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 - 22)

III SEMESTER												
Sl. No	Course and Course Code	Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Teaching Hours /Week				Examination				Credits
				Theory Lecture	Tutorial	Practical/ Drawing	Self-Study	Duration in hours	CIE Marks	SEE Marks	Total Marks	
				L	T	P	S					
1	BSC 21MAT31	Mathematics Course (Common to all)	TD- Maths PSB-Maths					03	50	50	100	3
2	IPCC 21EC32	Digital System Design using Verilog	TD: ECE PSB: ECE	3	0	2		03	50	50	100	4
3	IPCC 21EC33	Basic Signal Processing	TD: ECE PSB: ECE	3	0	2		03	50	50	100	4
4	PCC 21EC34	Analog Electronic Circuits	TD: ECE PSB: ECE	3	0	0	1	03	50	50	100	3
5	PCC 21ECL35	Analog and Digital Electronics Lab	TD: ECE PSB: ECE	0	0	2		03	50	50	100	1
6	UHV 21UH36	Social Connect and Responsibility	Any Department	0	0	1		01	50	50	100	1
7	HSMC 21KSK37/47	Samskrutika Kannada	TD and PSB HSMC	1	0	0		01	50	50	100	1
	HSMC 21KKBK37/47	Balake Kannada										
	OR											
	HSMC 21CIP37/47	Constitution of India and Professional Ethics										
8	AEC 21EC38X	Ability Enhancement Course - III	TD: Concerned department PSB: Concerned Board	If offered as Theory Course				01	50	50	100	1
				1	0	0						
				If offered as lab. course				02				
				0	0	2						
Total								400	400	800	18	
9	Scheduled activities for III to VIII semesters	NMDC 21NS83	National Service Scheme (NSS)	NSS	All students have to register for any one of the course namely National Service Scheme, Physical Education (PE)(Sports and Athletics) and Yoga with the concerned coordinator of the course during the first week of III semester. The activities shall be carried out between III semester to VIII semester (for 5 semesters). SEE in the above courses shall be conducted during VIII semester examinations and the accumulated CIE marks shall be added to the SEE marks. Successful completion of the registered course is mandatory for the award of the degree. The events shall be appropriately scheduled by the colleges and the same shall be reflected in the calendar prepared for the NSS, PE and Yoga activities.							
		NMDC 21PE83	Physical Education (PE)(Sports and Athletics)	PE								
		NMDC 21YO83	Yoga	Yoga								
Course prescribed to lateral entry Diploma holders admitted to III semester B.E./B.Tech programs												
1	NCMC 21MATDIP31	Additional Mathematics - I	Maths	02	02	--	--	---	100	---	100	0
<p>Note: BSC: Basic Science Course, IPCC: Integrated Professional Core Course, PCC: Professional Core Course, INT –Internship, HSMC: Humanity and Social Science & Management Courses, AEC–Ability Enhancement Courses. UHV: Universal Human Value Course. L –Lecture, T – Tutorial, P- Practical/ Drawing, S – Self Study Component, CIE: Continuous Internal Evaluation, SEE: Semester End Examination.TD-Teaching Department, PSB: Paper Setting department</p> <p>21KSK37/47 Samskrutika Kannada is for students who speak, read and write Kannada and 21KKBK37/47 Balake Kannada is for non-Kannada speaking, reading, and writing students.</p> <p>Integrated Professional Core Course (IPCC): Refers to Professional Theory Core Course Integrated with practical of the same course. Credit for IPCC can be 04 and its Teaching–Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by only CIE (no SEE). However, questions from the practical part of IPCC shall be included in the SEE question paper. For more details, the regulation governing the Degree of Bachelor of Engineering /Technology (B.E./B.Tech.) 2021-22 may be referred.</p>												

21INT49 Inter/Intra Institutional Internship: All the students admitted to engineering programs under the lateral entry category shall have to undergo a mandatory 21INT49 Inter/Intra Institutional Internship of 03 weeks during the intervening period of III and IV semesters. The internship shall be slated for CIE only and will not have SEE. The letter grade earned through CIE shall be included in the IV semester grade card. The internship shall be considered as a head of passing and shall be considered for vertical progression and for the award of degree. Those, who do not take up / complete the internship shall be declared fail and shall have to complete during subsequently after satisfying the internship requirements. The faculty coordinator or mentor shall monitor the students' internship progress and interact with them for the successful completion of the internship.

Non-credit mandatory courses (NMC):

(A) Additional Mathematics I and II:

(1) These courses are prescribed for III and IV semesters respectively to lateral entry Diploma holders admitted to III semester of B.E./B.Tech., programs. They shall attend the classes during the respective semesters to complete all the formalities of the course and appear for the Continuous Internal Evaluation (CIE). In case, any student fails to register for the said course/fails to secure the minimum 40 % of the prescribed CIE marks, he/she shall be deemed to have secured an F grade. In such a case, the student has to fulfill the course requirements during subsequent semester/s to earn the qualifying CIE marks. These courses are slated for CIE only and have no SEE.

(2) Additional Mathematics I and II shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the courses shall be mandatory for the award of degree.

(3) Successful completion of the courses Additional Mathematics I and II shall be indicated as satisfactory in the grade card. Non-completion of the courses Additional Mathematics I and II shall be indicated as Unsatisfactory.

(B) National Service Scheme/Physical Education (Sport and Athletics)/ Yoga:

(1) Securing 40 % or more in CIE, 35 % or more marks in SEE and 40 % or more in the sum total of CIE + SEE leads to successful completion of the registered course.

(2) In case, students fail to secure 35 % marks in SEE, they have to appear for SEE during the subsequent examinations conducted by the University.

(3) In case, any student fails to register for NSS, PE or Yoga/fails to secure the minimum 40 % of the prescribed CIE marks, he/she shall be deemed to have not completed the requirements of the course. In such a case, the student has to fulfill the course requirements during subsequent semester/s to earn the qualifying CIE marks.

(4) Successful completion of the course shall be indicated as satisfactory in the grade card. Non-completion of the course shall be indicated as Unsatisfactory.

(5) These courses shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the courses shall be mandatory for the award of degree.

Ability Enhancement Course - III

21EC381	LD (Logic Design) Lab using Pspice / MultiSIM	21EC383	LIC (Linear Integrated Circuits) Lab using Pspice / MultiSIM
21EC382	AEC (Analog Electronic Circuits) Lab	21EC384	LabVIEW Programming Basics

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E. in Electronics and Communication Engineering (ECE)
Scheme of Teaching and Examinations 2021
Outcome-Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 - 22)

IV SEMESTER												
Sl. No	Course and Course Code	Course Title	Teaching Department (TD) and Question and Paper Setting Board (PSB)	Teaching Hours /Week				Examination			Credits	
				Theory Lecture	Tutorial	Practical/ Drawing	Self-Study	Duration in hours	CIE Marks	SEE Marks		Total Marks
				L	T	P	S					
1	BSC 21EC41	Maths for Communication Engineers	TD, PSB-Maths					03	50	50	100	3
2	IPCC 21EC42	Digital Signal Processing	TD: ECE PSB: ECE	3	0	2		03	50	50	100	4
3	IPCC 21EC43	Circuits & Controls	TD: ECE PSB: ECE	3	0	2		03	50	50	100	4
4	PCC 21EC44	Communication Theory	TD: ECE PSB: ECE	3	0	0	1	03	50	50	100	3
5	AEC 21BE45	Biology For Engineers	BT, CHE, PHY	2	0	0		02	50	50	100	2
6	PCC 21ECL46	Communication Laboratory I	TD: ECE PSB: ECE	0	0	2		03	50	50	100	1
7	HSMC 21KSK37/47	Samskrutika Kannada	HSMC	1	0	0		01	50	50	100	1
	HSMC 21KKBK37/47	Balake Kannada										
	OR											
	HSMC 21CIP37/47	Constitution of India & Professional Ethics										
8	AEC 21EC48X	Ability Enhancement Course- IV	TD and PSB: Concerned department	If offered as theory Course				01	50	50	100	1
				1	0	0						
				If offered as lab. course				02				
				0	0	2						
9	UHV 21UH49	Universal Human Values	Any Department	1	0	0		01	50	50	100	1
10	INT 21INT49	Inter/Intra Institutional Internship	Evaluation By the appropriate authorities	Completed during the intervening period of II and III semesters by students admitted to first year of BE./B.Tech and during the intervening period of III and IV semesters by Lateral entry students admitted to III semester.				3	100	--	100	2
Total								550	450	1000	22	

Course prescribed to lateral entry Diploma holders admitted to III semester of Engineering programs

1	NCMC 21MATDIP41	Additional Mathematics - II	Maths	02	02	--	--	--	100	--	100	0
---	--------------------	-----------------------------	-------	----	----	----	----	----	-----	----	-----	---

Note: BSC: Basic Science Course, IPCC: Integrated Professional Core Course, PCC: Professional Core Course, AEC –Ability Enhancement Courses, HSMC: Humanity and Social Science and Management Courses, UHV- Universal Human Value Courses.

L –Lecture, T – Tutorial, P- Practical/ Drawing, S – Self Study Component, CIE: Continuous Internal Evaluation, SEE: Semester End Examination.

21KSK37/47 Samskrutika Kannada is for students who speak, read and write Kannada and 21KKBK37/47 Balake Kannada is for non-Kannada speaking, reading, and writing students.

Integrated Professional Core Course (IPCC): Refers to Professional Theory Core Course Integrated with Practicals of the same course. Credit for IPCC can be 04 and its Teaching – Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by only CIE (no SEE). However, questions from practical part of IPCC shall be included in the SEE question paper. For more details the regulation governing the Degree of Bachelor of Engineering /Technology (BE/B.Tech.) 2021-22 may be referred.

Non – credit mandatory course (NCMC):

Additional Mathematics - II:

(1) Lateral entry Diploma holders admitted to III semester of B.E./B.Tech., shall attend the classes during the IV semester to complete all the

formalities of the course and appear for the Continuous Internal Evaluation (CIE). In case, any student fails to register for the said course/fails to secure the minimum 40 % of the prescribed CIE marks, he/she shall be deemed to have secured an F grade. In such a case, the student has to fulfill the course requirements during subsequent semester/s to earn the qualifying CIE marks. These courses are slated for CIE only and have no SEE.

(2) Additional Mathematics I and II shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the courses shall be mandatory for the award of degree.

(3) Successful completion of the course Additional Mathematics II shall be indicated as satisfactory in the grade card. Non-completion of the courses Additional Mathematics II shall be indicated as Unsatisfactory.

Ability Enhancement Course - IV

21EC481	Embedded C Basics	21EC483	Octave / Scilab for Signals
21EC482	C++ Basics	21EC484	DAQ using LabVIEW

Internship of 04 weeks during the intervening period of IV and V semesters; 21INT68 Innovation/ Entrepreneurship/ Societal based Internship.

(1) All the students shall have to undergo a mandatory internship of 04 weeks during the intervening period of IV and V semesters. The internship shall be slated for CIE only and will not have SEE. The letter grade earned through CIE shall be included in the VI semester grade card. The internship shall be considered as a head of passing and shall be considered for vertical progression and for the award of degree. Those, who do not take up / complete the internship shall be considered under F (fail) grade and shall have to complete during subsequently after satisfying the internship requirements.

(2) Innovation/ Entrepreneurship Internship shall be carried out at industry, State and Central Government /Non-government organizations (NGOs), micro, small and medium enterprise (MSME), Innovation centres or Incubation centres. Innovation need not be a single major breakthrough; it can also be a series of small or incremental changes. Innovation of any kind can also happen outside of the business world.

Entrepreneurship internships offers a chance to gain hands on experience in the world of entrepreneurship and helps to learn what it takes to run a small entrepreneurial business by performing intern duties with an established company. This experience can then be applied to future business endeavours. Start-ups and small companies are a preferred place to learn the business tack ticks for future entrepreneurs as learning how a small business operates will serve the intern well when he/she manages his/her own company. Entrepreneurship acts as a catalyst to open the minds to creativity and innovation. Entrepreneurship internship can be from several sectors, including technology, small and medium-sized, and the service sector.

(3) Societal or social internship.

Urbanization is increasing on a global scale; and yet, half the world's population still resides in rural areas and is devoid of many things that urban population enjoy. Rural internship is a work-based activity in which students will have a chance to solve/reduce the problems of the rural place for better living.

As proposed under the AICTE rural internship programme, activities under Societal or social internship, particularly in rural areas, shall be considered for 40 points under AICTE activity point programme.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E. in Electronics and Communication Engineering (ECE)
Scheme of Teaching and Examinations 2021
Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 - 22)

V SEMESTER												
Sl. No	Course and Course Code	Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Teaching Hours /Week				Examination				Credits
				Theory Lecture	Tutorial	Practical/ Drawing	Self-Study	Duration in hours	CIE Marks	SEE Marks	Total Marks	
				L	T	P	S					
1	BSC 21EC51	Digital Communication	TD: ECE PSB: ECE	3	0	0	1	03	50	50	100	3
2	IPCC 21EC52	Computer Organization & ARM Microcontroller	TD: ECE, CSE PSB: ECE	3	0	2		03	50	50	100	4
3	PCC 21EC53	Computer Communication Networks	TD: ECE PSB: ECE	3	0	0	1	03	50	50	100	3
4	PCC 21EC54	Electromagnetics Waves	TD: ECE PSB: ECE	3	0	0		03	50	50	100	3
5	PCC 21ECL55	Communication Lab II		0	0	2		03	50	50	100	1
6	AEC 21EC56	Research Methodology & Intellectual Property Rights	TD: Any Department PSB: As identified by University	2	0	0		02	50	50	100	2
7	HSMC 21CIV57	Environmental Studies	TD: Civil/ Environmental /Chemistry/ Biotech. PSB: Civil Engg	1	0	0		1	50	50	100	1
8	AEC 21EC58X	Ability Enhancement Course-V	Concerned Board	If offered as Theory courses				01	50	50	100	1
				1	0	0						
				If offered as lab. courses				02				
				0	0	2						
Total								400	400	800	18	
Ability Enhancement Course - V												
21EC581	IoT (Internet of Things) Lab		21EC583	Java Programming								
21EC582	Communication Simulink Toolbox		21EC584	Data Structures Using C++								
<p>Note: BSC: Basic Science Course, PCC: Professional Core Course, IPCC: Integrated Professional Core Course, AEC –Ability Enhancement Course INT – Internship, HSMC: Humanity and Social Science & Management Courses. L –Lecture, T – Tutorial, P- Practical/ Drawing, S – Self Study Component, CIE: Continuous Internal Evaluation, SEE: Semester End Examination.</p> <p>Integrated Professional Core Course (IPCC): refers to Professional Theory Core Course Integrated with Practical of the same course. Credit for IPCC can be 04 and its Teaching – Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). Theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by CIE only and there shall be no SEE. For more details the regulation governing the Degree of Bachelor of Engineering /Technology (BE/B.Tech.) 2021-22 may be referred.</p>												

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E. in Electronics and Communication Engineering (ECE)
Scheme of Teaching and Examinations 2021
Outcome-Based Education(OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 - 22)

VI SEMESTER

Sl. No	Course and Course Code	Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Teaching Hours /Week				Examination				Credits
				Theory Lecture	Tutorial	Practical/ Drawing	Self-Study	Duration in hours	CIE Marks	SEE Marks	Total Marks	
				L	T	P	S					
1	HSMC 21EC61	Technological Innovation Management and Entrepreneurship	Any Department	3	0	0	0	03	50	50	100	3
2	IPCC 21EC62	Microwave Theory & Antennas	TD: ECE PSB: ECE	3	0	2		03	50	50	100	4
3	PCC 21EC63	VLSI Design & Testing	TD: ECE PSB: ECE	3	0	0		03	50	50	100	3
4	PEC 21EC64x	Professional Elective Course-I	TD: ECE PSB: ECE					03	50	50	100	3
5	OEC 21EC65x	Open Elective Course-I	Concerned Department					03	50	50	100	3
6	PCC 21ECL66	VLSI Laboratory		0	0	2		03	50	50	100	1
7	MP 21ECMP67	Mini Project		Two contact hours /week for interaction between the faculty and students.				--	100	--	100	2
8	INT 21INT68	Innovation/Entrepreneurship /Societal Internship	Completed during the intervening period of IV and V semesters.				--	100	--	100	3	
Total								500	300	800	22	

Professional Elective – I

21EC641	Artificial Neural Networks (L:T:P :: 2:2:0)	21EC643	Python Programming (L:T:P :: 2:0:2)
21EC642	Cryptography (L:T:P :: 2:2:0)	21EC644	Micro Electro Mechanical Systems (L:T:P :: 3:0:0)

Open Electives – I offered by the Department to other Department students

21EC651	Communication Engineering (L:T:P :: 3:0:0)	21EC653	Basic VLSI Design (L:T:P :: 3:0:0)
21EC652	Microcontrollers (L:T:P :: 3:0:0)	21EC654	Electronic Circuits with Verilog (L:T:P :: 2:0:2)
21EC655	Sensors & Actuators (L:T:P :: 3:0:0)		

Note: HSMC: Humanity and Social Science & Management Courses, **IPCC:** Integrated Professional Core Course, **PCC:** Professional Core Course, **PEC:** Professional Elective Courses, **OEC**–Open Elective Course, **MP** –Mini Project, **INT** –Internship.
L–Lecture, **T** – Tutorial, **P** - Practical / Drawing, **S** – Self Study Component, **CIE:** Continuous Internal Evaluation, **SEE:** Semester End Examination.

Integrated Professional Core Course (IPCC): Refers to Professional Theory Core Course Integrated with Practical of the same course. Credit for IPCC can be 04 and its Teaching – Learning hours (L : T : P) can be considered as (3 : 0 : 2) or (2 : 2 : 2). The theory part of the IPCC shall be evaluated both by CIE and SEE. The practical part shall be evaluated by CIE only and there shall be no SEE. For more details, the regulation governing the Degree of Bachelor of Engineering /Technology (BE/B.Tech) 2021-22 may be referred.

Professional Elective Courses(PEC):

A professional elective (PEC) course is intended to enhance the depth and breadth of educational experience in the Engineering and Technology curriculum. Multidisciplinary courses that are added supplement the latest trend and advanced technology in the selected stream of engineering. Each group will provide an option to select one course out of five courses. The minimum students' strength for offering professional electives is 10. However, this conditional shall not be applicable to cases where the admission to the programme is less than 10.

Open Elective Courses:

Students belonging to a particular stream of Engineering and Technology are not entitled for the open electives offered by their parent Department. However, they can opt an elective offered by other Departments, provided they satisfy the prerequisite condition if any. Registration to open electives shall be documented under the guidance of the Program Coordinator/ Advisor/Mentor.

Selection of an open elective shall **not be allowed** if,

- (i) The candidate has studied the same course during the previous semesters of the program.
- (ii) The syllabus content of open electives is similar to that of the Departmental core courses or professional electives.
- (iii) A similar course, under any category, is prescribed in the higher semesters of the program.

In case, any college is desirous of offering a course (not included in the Open Elective List of the University) from streams such as Law, Business

(MBA), Medicine, Arts, Commerce, etc., can seek permission, at least one month before the commencement of the semester, from the University by submitting a copy of the syllabus along with the details of expertise available to teach the same in the college. The minimum students' strength for offering open electives is 10. However, this conditional shall not be applicable to cases where the admission to the programme is less than 10.

Mini-project work: Mini Project is a laboratory-oriented course which will provide a platform to students to enhance their practical knowledge and skills by the development of small systems/applications.

Based on the ability/abilities of the student/s and recommendations of the mentor, a single discipline or a multidisciplinary Mini- project can be assigned to an individual student or to a group having not more than 4 students.

CIE procedure for Mini-project:

(i) Single discipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and two faculty members of the Department, one of them being the Guide. The CIE marks awarded for the Mini-project work shall be based on the evaluation of project report, project presentation skill, and question and answer session in the ratio of 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

(ii) Interdisciplinary: Continuous Internal Evaluation shall be group-wise at the college level with the participation of all the guides of the project. The CIE marks awarded for the Mini-project, shall be based on the evaluation of project report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates.

No SEE component for Mini-Project.

VII semester Class work and Research Internship /Industry Internship (21INT82)

Swapping Facility

Institutions can swap VII and VIII Semester Scheme of Teaching and Examinations to accommodate research internship/ industry internship after the VI semester.

(2) Credits earned for the courses of VII and VIII Semester Scheme of Teaching and Examinations shall be counted against the corresponding semesters whether VII or VIII semester is completed during the beginning of IV year or later part of IV year of the program.

Elucidation:

At the beginning of IV year of the programme i.e., after VI semester, VII semester classwork and VIII semester Research Internship /Industrial Internship shall be permitted to be operated simultaneously by the University so that students have ample opportunity for internship. In other words, a good percentage of the class shall attend VII semester classwork and similar percentage of others shall attend to Research Internship or Industrial Internship.

Research/Industrial Internship shall be carried out at an Industry, NGO, MSME, Innovation centre, Incubation centre, Start-up, Centers of Excellence (CoE), Study Centre established in the parent institute and /or at reputed research organizations / institutes. The intership can also be rural internship.

The mandatory Research internship /Industry internship is for 24 weeks. The internship shall be considered as a head of passing and shall be considered for the award of degree. Those, who do not take up/complete the internship shall be declared fail and shall have to complete during the subsequent University examination after satisfying the internship requirements.

INT21INT82Research Internship/ Industry Internship/Rural Internship

Research internship: A research internship is intended to offer the flavour of current research going on in the research field. It helps students get familiarized with the field and imparts the skill required for carrying out research.

Industry internship: Is an extended period of work experience undertaken by students to supplement their degree for professional development. It also helps them learn to overcome unexpected obstacles and successfully navigate organizations, perspectives, and cultures. Dealing with contingencies helps students recognize, appreciate, and adapt to organizational realities by tempering their knowledge with practical constraints.

The faculty coordinator or mentor has to monitor the students' internship progress and interact with them to guide for the successful completion of the internship.

The students are permitted to carry out the internship anywhere in India or abroad. University shall not bear any expenses incurred in respect of internship.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E. in Electronics and Communication Engineering (ECE)
Scheme of Teaching and Examinations 2021
Outcome Based Education(OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 - 22)

Swappable VII and VIII SEMESTER**VII SEMESTER**

Sl. No	Course and Course Code	Course Title	Teaching Department (TD) and Question Paper Setting Board (PSB)	Teaching Hours /Week				Examination				Credits
				Theory Lecture	Tutorial	Practical/ Drawing	Self -Study	Duration in hours	CIE Marks	SEE Marks	Total Marks	
				L	T	P	S					
1	PCC 21EC71	Advanced VLSI	TD: ECE PSB: ECE	3	0	0		3	50	50	100	3
2	PCC 21EC72	Optical & Wireless Communication	TD: ECE PSB: ECE	2	0	0		3	50	50	100	2
3	PEC 21EC72X	Professional elective Course-II	TD: ECE PSB: ECE					3	50	50	100	3
4	PEC 21EC73X	Professional elective Course-III	TD: ECE PSB: ECE					3	50	50	100	3
5	OEC 21EC74X	Open elective Course-II	Concerned Department					3	50	50	100	3
6	Project 21ECP75	Project work		Two contact hours /week for interaction between the faculty and students.				3	100	100	200	10
Total								350	350	700	24	

VIII SEMESTER

Sl. No	Course and Course Code	Course Title	Teaching Department	Teaching Hours /Week				Examination				Credits	
				Theory Lecture	Tutorial	Practical/ Drawing	Self -Study	Duration in hours	CIE Marks	SEE Marks	Total Marks		
				L	T	P	S						
1	Seminar 21EC81	Technical Seminar		One contact hour /week for interaction between the faculty and students.				--	100	--	100	01	
2	INT 21INT82	Research Internship/ Industry Internship		Two contact hours /week for interaction between the faculty and students.				03 (Batch wise)	100	100	200	15	
3	NCMC	21NS83	National Service Scheme (NSS)	NSS	Completed during the intervening period of III semester to VIII semester.				--	50	50	100	0
		21PE83	Physical Education (PE) (Sports and Athletics)	PE									
		21YO83	Yoga	Yoga									
Total								250	150	400	16		

Professional Elective - II

21EC721	Advanced Design Tools for VLSI (L:T:P :: 2:0:2)	21EC724	Biomedical Signal Processing (L:T:P :: 3:0:0)
21EC722	Digital Image Processing (L:T:P :: 2:0:2)	21EC725	Speech Signal Processing (L:T:P :: 3:0:0)
21EC723	DSP Algorithms & Architecture (L:T:P :: 3:0:0)		

Professional Elective - III

21EC731	IoT & Wireless Sensor Networks (L:T:P :: 3:0:0)	21EC734	Machine Learning with Python (L:T:P :: 2:0:2)
21EC732	Network Security (L:T:P :: 3:0:0)	21EC735	Multimedia Communication (L:T:P :: 2:0:2)
21EC733	Fabrication technology (L:T:P :: 3:0:0)		

Open Electives - II offered by the Department to other Department students			
21EC741	Optical & Satellite Communication (L:T:P :: 3:0:0)	21EC744	Basic Digital Signal Processing (L:T:P :: 2:0:2)
21EC742	ARM Embedded Systems (L:T:P :: 3:0:0)	21EC745	E-waste Management (L:T:P :: 3:0:0)
21EC743	Basic Digital Image Processing (L:T:P :: 2:0:2)		
<p>Note: PCC: Professional Core Course, PEC: Professional Elective Courses, OEC–Open Elective Course, AEC –Ability Enhancement Courses. L –Lecture, T – Tutorial, P- Practical / Drawing, S – Self Study Component, CIE: Continuous Internal Evaluation, SEE: Semester End Examination.</p>			
<p>Note: VII and VIII semesters of IV year of the programme (1) Institutions can swap VII and VIII Semester Scheme of Teaching and Examinations to accommodate research internship/ industry internship after the VI semester. (2) Credits earned for the courses of VII and VIII Semester Scheme of Teaching and Examinations shall be counted against the corresponding semesters whether VII or VIII semester is completed during the beginning of IV year or later part of IV year of the programme.</p>			
<p>PROJECT WORK (21XXP75): The objective of the Project work is</p> <ul style="list-style-type: none"> (i) To encourage independent learning and the innovative attitude of the students. (ii) To develop interactive attitude, communication skills, organization, time management, and presentation skills. (iii) To impart flexibility and adaptability. (iv) To inspire team working. (v) To expand intellectual capacity, credibility, judgment and intuition. (vi) To adhere to punctuality, setting and meeting deadlines. (vii) To install responsibilities to oneself and others. (viii) To train students to present the topic of project work in a seminar without any fear, face the audience confidently, enhance communication skills, involve in group discussion to present and exchange ideas. <p>CIE procedure for Project Work: (1) Single discipline: The CIE marks shall be awarded by a committee consisting of the Head of the concerned Department and two senior faculty members of the Department, one of whom shall be the Guide. The CIE marks awarded for the project work, shall be based on the evaluation of project work Report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates. (2) Interdisciplinary: Continuous Internal Evaluation shall be group-wise at the college level with the participation of all guides of the college. Participation of external guide/s, if any, is desirable. The CIE marks awarded for the project work, shall be based on the evaluation of project work Report, project presentation skill, and question and answer session in the ratio 50:25:25. The marks awarded for the project report shall be the same for all the batch mates. SEE procedure for Project Work: SEE for project work will be conducted by the two examiners appointed by the University. The SEE marks awarded for the project work shall be based on the evaluation of project work Report, project presentation skill, and question and answer session in the ratio 50:25:25.</p>			
<p>TECHNICAL SEMINAR (21XXS81): The objective of the seminar is to inculcate self-learning, present the seminar topic confidently, enhance communication skill, involve in group discussion for exchange of ideas. Each student, under the guidance of a Faculty, shall choose, preferably, a recent topic of his/her interest relevant to the programme of Specialization.</p> <ul style="list-style-type: none"> (i) Carry out literature survey, systematically organize the content. (ii) Prepare the report with own sentences, avoiding a cut and paste act. (iii) Type the matter to acquaint with the use of Micro-soft equation and drawing tools or any such facilities. (iv) Present the seminar topic orally and/or through PowerPoint slides. (v) Answer the queries and involve in debate/discussion. (vi) Submit a typed report with a list of references. <p>The participants shall take part in the discussion to foster a friendly and stimulating environment in which the students are motivated to reach high standards and become self-confident.</p> <p>Evaluation Procedure: The CIE marks for the seminar shall be awarded (based on the relevance of the topic, presentation skill, participation in the question and answer session, and quality of report) by the committee constituted for the purpose by the Head of the Department. The committee shall consist of three teachers from the department with the senior-most acting as the Chairman.</p> <p>Marks distribution for CIE of the course: Seminar Report:50 marks Presentation skill:25 marks Question and Answer: 25 marks. ■ No SEE component for Technical Seminar</p>			
<p>Non – credit mandatory courses (NCMC): National Service Scheme/Physical Education (Sport and Athletics)/ Yoga: (1) Securing 40 % or more in CIE,35 % or more marks in SEE and 40 % or more in the sum total of CIE + SEE leads to successful completion of the registered course. (2) In case, students fail to secure 35 % marks in SEE, they has to appear for SEE during the subsequent examinations conducted by the University. (3)In case, any student fails to register for NSS, PE or Yoga/fails to secure the minimum 40 % of the prescribed CIE marks, he/she shall be deemed to have not completed the requirements of the course. In such a case, the student has to fulfill the course requirements during subsequently to earn the qualifying CIE marks subject to the maximum programme period. (4) Successful completion of the course shall be indicated as satisfactory in the grade card. Non-completion of the course shall be indicated as Unsatisfactory. (5) These course shall not be considered for vertical progression as well as for the calculation of SGPA and CGPA, but completion of the courses shall be mandatory for the award of degree.</p>			

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 - 22)

III Semester

Digital System Design Using Verilog			
Course Code	21EC32	CIE Marks	50
Teaching Hours/Week (L: T: P: S)	(3:0:2:0)	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 13 Lab slots	Total Marks	100
Credits	04	Exam Hours	03
<p>Course objectives: This course will enable students to:</p> <ol style="list-style-type: none"> To impart the concepts of simplifying Boolean expression using K-map techniques and Quine-McCluskey minimization techniques. To impart the concepts of designing and analyzing combinational logic circuits. To impart design methods and analysis of sequential logic circuits. To impart the concepts of Verilog HDL-data flow and behavioral models for the design of digital systems. 			
<p>Teaching-Learning Process (General Instructions)</p> <p>These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ul style="list-style-type: none"> Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes. Show Video/animation films to explain the different concepts of Linear Algebra & Signal Processing. Encourage collaborative (Group) Learning in the class . Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. Topics will be introduced in a multiple representation. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes. Give Programming Assignments. 			
Module-1			
<p>Principles of Combinational Logic: Definition of combinational logic, Canonical forms, Generation of switching equations from truth tables, Karnaugh maps- up to 4 variables, Quine-McCluskey Minimization Technique. Quine-McCluskey using Don't Care Terms. (Section 3.1 to 3.5 of Text 1).</p>			
Teaching-Learning Process	Chalk and Talk, YouTube videos RBT Level: L1, L2, L3		
Module-2			
<p>Logic Design with MSI Components and Programmable Logic Devices: Binary Adders and Subtractors, Comparators, Decoders, Encoders, Multiplexers, Programmable Logic Devices (PLDs) (Section 5.1 to 5.7 of Text 2)</p>			
Teaching-Learning Process	Chalk and Talk, YouTube videos RBT Level: L1, L2, L3		

Module-3	
Flip-Flops and its Applications: The Master-Slave Flip-flops (Pulse-Triggered flip-flops): SR flip-flops, JK flip flops, Characteristic equations, Registers, Binary Ripple Counters, Synchronous Binary Counters, Counters based on Shift Registers, Design of Synchronous mod-n Counter using clocked T, JK, D and SR flip-flops. (Section 6.4, 6.6 to 6.9 (Excluding 6.9.3) of Text 2)	
Teaching-Learning Process	Chalk and Talk, YouTube videos RBT Level: L1, L2, L3
Module-4	
Introduction to Verilog: Structure of Verilog module, Operators, Data Types, Styles of Description. (Section 1.1 to 1.6.2, 1.6.4 (only Verilog), 2 of Text 3) Verilog Data flow description: Highlights of Data flow description, Structure of Data flow description. (Section 2.1 to 2.2 (only Verilog) of Text 3)	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Programming assignments RBT Level: L1, L2, L3
Module-5	
Verilog Behavioral description: Structure, Variable Assignment Statement, Sequential Statements, Loop Statements, Verilog Behavioral Description of Multiplexers (2:1, 4:1, 8:1). (Section 3.1 to 3.4 (only Verilog) of Text 3) Verilog Structural description: Highlights of Structural description, Organization of structural description, Structural description of ripple carry adder. (Section 4.1 to 4.2 of Text 3)	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Programming assignments RBT Level: L1, L2, L3
PRACTICAL COMPONENT OF IPCC	
Using suitable simulation software, demonstrate the operation of the following circuits:	
Sl.No	Experiments
1	To simplify the given Boolean expressions and realize using Verilog program.
2	To realize Adder/Subtractor (Full/half) circuits using Verilog data flow description.
3	To realize 4-bit ALU using Verilog program.
4	To realize the following Code converters using Verilog Behavioral description a) Gray to binary and vice versa b) Binary to excess3 and vice versa
5	To realize using Verilog Behavioral description: 8:1 mux, 8:3 encoder, Priority encoder
6	To realize using Verilog Behavioral description: 1:8 Demux, 3:8 decoder, 2-bit Comparator
7	To realize using Verilog Behavioral description: Flip-flops: a) JK type b) SR type c) T type and d) D type
8	To realize Counters - up/down (BCD and binary) using Verilog Behavioral description.
Demonstration Experiments (For CIE only - not to be included for SEE)	
Use FPGA/CPLD kits for downloading Verilog codes and check the output for interfacing experiments.	
9	Verilog Program to interface a Stepper motor to the FPGA/CPLD and rotate the motor in the specified direction (by N steps).
10	Verilog programs to interface a Relay or ADC to the FPGA/CPLD and demonstrate its working.
11	Verilog programs to interface DAC to the FPGA/CPLD for Waveform generation.
12	Verilog programs to interface Switches and LEDs to the FPGA/CPLD and demonstrate its working.

Course Outcomes

At the end of the course the student will be able to:

1. Simplify Boolean functions using K-map and Quine-McCluskey minimization technique.
2. Analyze and design for combinational logic circuits.
3. Analyze the concepts of Flip Flops (SR, D, T and JK) and to design the synchronous sequential circuits using Flip Flops.
4. Model Combinational circuits (adders, subtractors, multiplexers) and sequential circuits using Verilog descriptions.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

CIE for the theory component of IPCC

Two Tests each of **20 Marks (duration 01 hour)**

- First test at the end of 5th week of the semester
- Second test at the end of the 10th week of the semester

Two assignments each of **10 Marks**

- First assignment at the end of 4th week of the semester
- Second assignment at the end of 9th week of the semester

Scaled-down marks of two tests and two assignments added will be CIE marks for the theory component of IPCC for **30 marks**.

CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The **15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test (**duration 03 hours**) at the end of the 15th week of the semester /after completion of all the experiments (whichever is early) shall be conducted for 50 marks and scaled down to 05 marks.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

- The question paper will have ten questions. Each question is set for 20 marks.
- There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper shall include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be the 12 (40% of maximum marks-30) in the theory component and 08 (40% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify in the SEE. Marks secured out of 100 will be scaled down to 50 marks.

Suggested Learning Resources:

Text Books

1. Digital Logic Applications and Design by John M Yarbrough, Thomson Learning, 2001.
2. Digital Principles and Design by Donald D Givone, McGraw Hill, 2002.
3. HDL Programming VHDL and Verilog by Nazeih M Botros, 2009 reprint, Dreamtech press.

Reference Books:

1. Fundamentals of logic design, by Charles H Roth Jr., Cengage Learning
2. Logic Design, by Sudhakar Samuel, Pearson/ Sanguine, 2007
3. Fundamentals of HDL, by Cyril P R, Pearson/Sanguine 2010

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve programming skills.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

III Semester

Basic Signal Processing			
Course Code	21EC33	CIE Marks	50
Teaching Hours/Week (L: T: P: S)	(3:0:2:0)	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 13 Lab slots	Total Marks	100
Credits	04	Exam Hours	03
<p>Course objectives: This course will enable students to:</p> <p>Preparation: To prepare students with fundamental knowledge/ overview in the field of Signal Processing with Familiarization with the concept of Vector spaces and orthogonality with a qualitative insight into applications in communications.</p> <p>Core Competence: To equip students with a basic foundation of Signal Processing by delivering the basics of quantitative parameters for Matrices & Linear Transformations, the mathematical description of discrete time signals and systems, analyzing the signals in time domain using convolution sum, classifying signals into different categories based on their properties, analyzing Linear Time Invariant (LTI) systems in time and transform domains</p>			
<p>Teaching-Learning Process (General Instructions)</p> <p>These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ul style="list-style-type: none"> • Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes. • Show Video/animation films to explain the different concepts of Linear Algebra & Signal Processing. • Encourage collaborative (Group) Learning in the class. • Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking. • Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. • Topics will be introduced in a multiple representation. • Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. • Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. • Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes. • Give Programming Assignments. 			
Module-1			
<p>Vector Spaces: Vector spaces and Null subspaces, Rank and Row reduced form, Independence, Basis and dimension, Dimensions of the four subspaces, Rank-Nullity Theorem, Linear Transformations</p> <p>Orthogonality: Orthogonal Vectors and Subspaces, Projections and Least squares, Orthogonal Bases and Gram-Schmidt Orthogonalization procedure</p> <p>(Refer Chapters 2 and 3 of Text 1)</p>			
Teaching-Learning Process	Chalk and Talk, YouTube videos, Flipped Class Technique, Programming assignments RBT Level: L1, L2, L3		

Module-2	
Eigen values and Eigen vectors: Review of Eigen values and Diagonalization of a Matrix, Special Matrices (Positive Definite, Symmetric) and their properties, Singular Value Decomposition. (Refer Chapter 5, Text 1)	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Flipped Class Technique, Programming assignments RBT Level: L1, L2, L3
Module-3	
Introduction and Classification of signals: Definition of signal and systems with examples, Elementary signals/Functions: Exponential, sinusoidal, step, impulse and ramp functions Basic Operations on signals: Amplitude scaling, addition, multiplication, time scaling, time shift and time reversal. Expression of triangular, rectangular and other waveforms in terms of elementary signals System Classification and properties: Linear-nonlinear, Time variant -invariant, causal-noncausal, static-dynamic, stable-unstable, invertible. (Text 2) [Only for Discrete Signals & Systems]	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Flipped Class Technique, Programming assignments RBT Level: L1, L2, L3
Module-4	
Time domain representation of LTI System: Impulse response, convolution sum. Computation of convolution sum using graphical method for unit step and unit step, unit step and exponential, exponential and exponential, unit step and rectangular, and rectangular and rectangular. LTI system Properties in terms of impulse response: System interconnection, Memory less, Causal, Stable, Invertible and Deconvolution and step response (Text 2) [Only for Discrete Signals & Systems]	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Flipped Class Technique, Programming assignments RBT Level: L1, L2, L3
Module-5	
The Z-Transforms: Z transform, properties of the region of convergence, properties of the Z-transform, Inverse Z-transform by partial fraction, Causality and stability, Transform analysis of LTI systems. (Text 2)	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Flipped Class Technique, Programming assignments RBT Level: L1, L2, L3

PRACTICAL COMPONENT OF IPCC	
Sl.No	Experiments
1	a. Program to create and modify a vector (array). b. Program to create and modify a matrix.
2	Programs on basic operations on matrix.
3	Program to solve system of linear equations.
4	Program for Gram-Schmidt orthogonalization.
5	Program to find Eigen value and Eigen vector.
6	Program to find Singular value decomposition.

7	Program to generate discrete waveforms.
8	Program to perform basic operation on signals.
9	Program to perform convolution of two given sequences.
10	a. Program to perform verification of commutative property of convolution. b. Program to perform verification of distributive property of convolution. c. Program to perform verification of associative property of convolution.
11	Program to compute step response from the given impulse response.
12	Programs to find Z-transform and inverse Z-transform of a sequence.

Course outcomes (Course Skill Set)

At the end of the course the student will be able to :

1. Understand the basics of Linear Algebra
2. Analyse different types of signals and systems
3. Analyse the properties of discrete-time signals & systems
4. Analyse discrete time signals & systems using Z transforms

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

CIE for the theory component of IPCC

Two Tests each of **20 Marks (duration 01 hour)**

- First test at the end of 5th week of the semester
- Second test at the end of the 10th week of the semester

Two assignments each of **10 Marks**

- First assignment at the end of 4th week of the semester
- Programming assignment at the end of 9th week of the semester, which can be implemented using programming languages like C++/Python/Java/Scilab

Scaled-down marks of two tests and two assignments added will be CIE marks for the theory component of IPCC for **30 marks**.

CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The **15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test (**duration 03 hours**) at the end of the 15th week of the semester /after completion of all the experiments (whichever is early) shall be conducted for 50 marks and scaled down to 05 marks.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

- The question paper will have ten questions. Each question is set for 20 marks.
- There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper shall include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be the 12 (40% of maximum marks-30) in the theory component and 08 (40% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify in the SEE. Marks secured out of 100 will be scaled down to 50 marks.

Suggested Learning Resources:**Text Books**

1. Gilbert Strang, "Linear Algebra and its Applications", Cengage Learning, 4th Edition, 2006, ISBN 97809802327
2. Simon Haykin and Barry Van Veen, "Signals and Systems", 2nd Edition, 2008, Wiley India. ISBN9971-51-239-4.

Reference Books:

1. **Michael Roberts**, "Fundamentals of Signals & Systems", 2nd edition, Tata McGraw-Hill, 2010, ISBN978-0-07-070221-9.
2. **Alan V Oppenheim, Alan S Willsky and S Hamid Nawab**, "Signals and Systems" Pearson Education Asia / PHI, 2nd edition, 1997. Indian Reprint 2002.
3. **H P Hsu, R Ranjan**, "Signals and Systems", Schaum's outlines, TMH, 2006.
4. **B P Lathi**, "Linear Systems and Signals", Oxford University Press, 2005.
5. **Ganesh Rao and Satish Tunga**, "Signals and Systems", Pearson/Sanguine.
6. **Seymour Lipschutz, Marc Lipson**, "Schaums Easy Outline of Linear Algebra", 2020.

Web links and Video Lectures (e-Resources):

Video lectures on Signals and Systems by Alan V Oppenheim

[Lecture 1, Introduction | MIT RES.6.007 Signals and Systems, Spring 2011 - YouTube](#)

[Lecture 2, Signals and Systems: Part 1 | MIT RES.6.007 Signals and Systems, Spring 2011 - YouTube](#)

NPTEL video lectures signals and system:

https://www.youtube.com/watch?v=7Z3LE5uM-6Y&list=PLbMVogVj5nJQQZbah2uRZIRZ_9kfoqZyx

Video lectures on Linear Algebra by Gilbert Strang

<https://www.youtube.com/watch?v=ZK30402wf1c&list=PL49CF3715CB9EF31D&index=1>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve programming skills

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 - 22)

III Semester

Analog Electronic Circuits			
Course Code	21EC34	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
<p>Course objectives: This course will enable students to</p> <ul style="list-style-type: none"> • Explain various BJT parameters, connections and configurations. • Design and demonstrate the diode circuits and transistor amplifiers. • Explain various types of FET biasing and demonstrate the use of FET amplifiers. • Analyze Power amplifier circuits in different modes of operation. • Construct Feedback and Oscillator circuits using FET. 			
<p>Teaching-Learning Process (General Instructions) These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none"> 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes. 2. Show Video/animation films to explain evolution of communication technologies. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
<p>BJT Biasing: Biasing in BJT amplifier circuits: The Classical Discrete circuit bias (Voltage-divider bias), Biasing using a collector to base feedback resistor.</p> <p>Small signal operation and Models: Collector current and transconductance, Base current and input resistance, Emitter current and input resistance, voltage gain, Separating the signal and the DC quantities, The hybrid Π model, The T model.</p> <p>MOSFETs: Biasing in MOS amplifier circuits: Fixing VGS, Fixing VG, Drain to Gate feedback resistor.</p> <p>Small signal operation and modeling: The DC bias point, signal current in drain, voltage gain, small signal equivalent circuit models, transconductance, The T equivalent circuit model.</p> <p>[Text 1: 3.5(3.5.1, 3.5.3), 3.6(3.6.1 to 3.6.7), 4.5(4.5.1, 4.5.2, 4.5.3), 4.6(4.6.1 to 4.6.7)]</p>			
Teaching-Learning Process	<p>Chalk and talk method, Power Point Presentation.</p> <p>Self-study topics: Basic BJT Amplifier Configurations- Design of Common Emitter and Common collector amplifier circuits.</p> <p>RBT Level: L1, L2, L3</p>		
Module-2			
<p>MOSFET Amplifier configuration: Basic configurations, characterizing amplifiers, CS amplifier with and without source resistance R_S, Source follower.</p> <p>MOSFET internal capacitances and High frequency model: The gate capacitive effect, Junction capacitances, High frequency model.</p> <p>Frequency response of the CS amplifier: The three frequency bands, high frequency response, Low frequency response.</p>			

Oscillators: FET based Phase shift oscillator, LC and Crystal Oscillators (no derivation) [Text 1: 4.7(4.7.1 to 4.7.4, 4.7.6) 4.8(4.8.1, 4.8.2, 4.8.3), 4.9, 12.2.2, 12.3.1, 12,3,2]	
Teaching-Learning Process	Chalk and talk method, Power Point Presentation. Self-study topics: Discrete Circuit MOS Amplifier – The common source amplifier and the source follower. RBT Level: L1, L2, L3
Module-3	
Feedback Amplifier: General feedback structure, Properties of negative feedback, The Four Basic Feedback Topologies, The series-shunt, series-series, shunt-shunt and shunt-series amplifiers (Qualitative Analysis). Output Stages and Power Amplifiers: Introduction, Classification of output stages, Class A output stage, Class B output stage: Transfer Characteristics, Power Dissipation, Power Conversion efficiency, Class AB output stage, Class C tuned Amplifier. [Text 1: 7.1, 7.2, 7.3, 7.4.1, 7.5.1, 7.6 (7.6.1 to 7.6.3), 13.1, 13.2, 13.3(13.3.1, 13.3.2, 13.3.3, 13.4, 13.7)]	
Teaching-Learning Process	Chalk and talk method, Power Point Presentation. Self-study topics: Class D power amplifier. RBT Level: L1, L2, L3
Module-4	
Op-Amp Circuits: Op-amp DC and AC Amplifiers, DAC - Weighted resistor and R-2R ladder, ADC-Successive approximation type, Small Signal half wave rectifier, Absolute value output circuit, Active Filters, First and second order low-pass and high-pass Butterworth filters, Band-pass filters, Band reject filters. 555 Timer and its applications: Monostable and Astable Multivibrators. [Text 2: 6.2, 8.11(8.11.1a, 8.11.1b), 8.11.2a, 8.12.2,8.13 7.2, 7.3, 7.4, 7.5, 7.6, 7.8, 7.9, 9.4.1, 9.4.1(a), 9.4.3, 9.4.3(a)]	
Teaching-Learning Process	Chalk and talk method, Power Point Presentation. Self-study topics: Clippers and Clampers, Peak detector, Sample and hold circuit. RBT Level: L1, L2, L3
Module-5	
Overview of Power Electronic Systems: Power Electronic Systems, Power Electronic Converters and Applications. Thyristors: Static Anode-Cathode characteristics and Gate characteristics of SCR, Turn-ON methods, Turn-off Mechanism, Turn-OFF Methods: Natural and Forced Commutation – Class A without design consideration. Gate Trigger Circuit: Resistance Firing Circuit, Resistance capacitance firing circuit, Unijunction Transistor: Basic operation and UJT Firing Circuit. [Text 3: 1.3, 1.5,1.6, 2.2,2.3,2.4,2.6, 2.7,2.9, 2.10,3.2,3.5.1, 3.5.2, 3.6.1, 3.6.3,3.6.4]	
Teaching-Learning Process	Chalk and talk method, Power Point Presentation. Self-study topics: Basic Construction, working and applications of DIAC, TRIAC, IGBT, GTO. RBT Level: L1, L2, L3
Course Outcomes (Course Skill Set) At the end of the course the student will be able to : <ol style="list-style-type: none"> 1. Understand the characteristics of BJTs and FETs for switching and amplifier circuits. 2. Design and analyze FET amplifiers and oscillators with different circuit configurations and biasing conditions. 3. Understand the feedback topologies and approximations in the design of amplifiers and oscillators. 4. Design of circuits using linear ICs for wide range applications such as ADC, DAC, filters and timers. 5. Understand the power electronic device components and its functions for basic power electronic circuits. 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%.	

The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5th week of the semester
2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
3. The students have to answer 5 full questions, selecting one full question from each module.
4. Marks scored out of 100 shall be proportionally reduced to 50 marks.

Suggested Learning Resources:

Books

1. Microelectronic Circuits, Theory and Applications, Adel S Sedra, Kenneth C Smith, 6thEdition, Oxford, 2015.ISBN:978-0-19-808913-1
2. Op-Amps and Linear Integrated Circuits, Ramakant A Gayakwad, 4thEdition, Pearson Education, 2018. ISBN: 978-93-325-4991-3
3. **MD Singh and K B Khanchandani, Power Electronics, 2nd Edition, Tata Mc-Graw Hill, 2009, ISBN: 0070583897'**

Web links and Video Lectures (e-Resources):

- Integrated Electronics: Analog and Digital Circuits and Systems, Jacob Millman, Christos C. Halkias, McGraw-Hill, 2015.
- Electronic Devices and Circuit, Boylestad & Nashelsky, Eleventh Edition, Pearson, January 2015.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
 B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
 NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
 (Effective from the academic year 2021 – 22)

III Semester

Analog and Digital Electronics Lab			
Course Code	21ECL35	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	3
<p>Course objectives:</p> <p>This laboratory course enables students to</p> <ul style="list-style-type: none"> • Understand the electronic circuit schematic and its working • Realize and test amplifier and oscillator circuits for the given specifications • Realize the opamp circuits for the applications such as DAC, implement mathematical functions and precision rectifiers. • Study the static characteristics of SCR and test the RC triggering circuit. • Design and test the combinational and sequential logic circuits for their functionalities. • Use the suitable ICs based on the specifications and functions. 			
Sl.No.	Experiments		
1	Design and set up the BJT common emitter voltage amplifier with and without feedback and determine the gain- bandwidth product, input and output impedances.		
2	Design and set-up BJT/FET i) Colpitts Oscillator, ii) Crystal Oscillator and iii) RC Phase shift oscillator		
3	Design and set up the circuits using opamp: i) Adder, ii) Integrator, iii) Differentiator and iv) Comparator		
4	Obtain the static characteristics of SCR and test SCR Controlled HWR and FWR using RC triggering circuit.		
5	Design and implement (a) Half Adder & Full Adder using basic gates and NAND gates, (b) Half subtractor & Full subtractor using NAND gates, (c) 4-variable function using IC74151(8:1MUX).		
6	Realize (i) Binary to Gray code conversion & vice-versa (IC74139), (ii) BCD to Excess-3 code conversion and vice versa		
7	a) Realize using NAND Gates: i) Master-Slave JK Flip-Flop, ii) D Flip-Flop and iii) T Flip-Flop b) Realize the shift registers using IC7474/7495: (i) SISO (ii) SIPO (iii) PISO (iv) PIPO (v) Ring counter and (vi) Johnson counter.		
8	Realize a) Design Mod – N Synchronous Up Counter & Down Counter using 7476 JK Flip-flop b) Mod-N Counter using IC7490 / 7476 c) Synchronous counter using IC74192		

9	Design 4-bit R – 2R Op-Amp Digital to Analog Converter (i) for a 4-bit binary input using toggle switches (ii) by generating digital inputs using mod-16
10	Pseudorandom sequence generator using IC7495
11	Test the precision rectifiers using opamp: i) Half wave rectifier ii) Full wave rectifier
12	Design and test Monostable and Astable Multivibrator using 555 Timer
<p>Course outcomes (Course Skill Set): At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Design and analyze the BJT/FET amplifier and oscillator circuits. 2. Design and test Opamp circuits to realize the mathematical computations, DAC and precision rectifiers. 3. Design and test the combinational logic circuits for the given specifications. 4. Test the sequential logic circuits for the given functionality. 5. Demonstrate the basic electronic circuit experiments using SCR and 555 timer. 	
<p>Assessment Details (both CIE and SEE)</p> <p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).</p> <p>Continuous Internal Evaluation (CIE): CIE marks for the practical course is 50 Marks. The split-up of CIE marks for record/ journal and test are in the ratio 60:40.</p> <ul style="list-style-type: none"> • Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session. • Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks. • Total marks scored by the students are scaled down to 30 marks (60% of maximum marks). • Weightage to be given for neatness and submission of record/write-up on time. • Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester. • In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce. • The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book • The average of 02 tests is scaled down to 20 marks (40% of the maximum marks). <p>The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.</p>	
<p>Semester End Evaluation (SEE): SEE marks for the practical course is 50 Marks. SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University All laboratory experiments are to be included for practical examination.</p>	

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

1. Fundamentals of Electronic Devices and Circuits Lab Manual, David A Bell, 5th Edition, 2009, Oxford University Press.
2. Op-Amps and Linear Integrated Circuits, Ramakant A Gayakwad, 4th Edition, Pearson Education, 2018. ISBN: 978-93-325-4991-3.
3. Fundamentals of Logic Design, Charles H Roth Jr., Larry L Kinney, Cengage Learning, 7th Edition.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

III Semester

LD (Logic Design) Lab using Pspice / MultiSIM			
Course Code	21EC381	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	03
Course objectives:			
<ul style="list-style-type: none"> • Impart the concepts of De Morgan's Theorem, SOP, POS forms. • Impart the concepts of designing and analyzing combinational logic circuits. • Impart the concepts of analysis of sequential logic circuits. • Analyze and design any given synchronous sequential circuits. 			
Sl.No	Experiments		
1	Implementation of De Morgan's theorem and SOP/POS expressions using Pspice/Multisim.		
2	Implementation of Half Adder, Full Adder, Half Subtractor and Full Subtractor using Pspice/Multisim.		
3	Design and implementation of 4-bit Parallel Adder/ Subtractor using IC 7483 and BCD to Excess-3 code conversion and vice-versa using Pspice/Multisim.		
4	Design and implement of IC 7485 5-bit magnitude comparator using Pspice/Multisim.		
5	To Realize Adder & Subtractor using IC 74153 (4:1 MUX) and 4-variable function using IC74151 (8:1MUX) using Pspice/Multisim.		
6	To realize Adder and Subtractor using IC 74139/ 74155N (Demux/Decoder) and Binary to Gray code conversion & vice versa using 74139/ 74155N using Pspice/Multisim.		
7	SR, Master-Slave JK, D & T flip-flops using NAND Gates using Pspice/Multisim.		
8	Design and realize the Synchronous counters (up/down decade/binary) using Pspice/Multisim.		
9	Realize the shift registers and their modes (SISO, PISO, PIPO, SIPO) using 7474/7495 using Pspice/Multisim.		
10	Design Pseudo Random Sequence generator using 7495 using Pspice/Multisim.		
11	Design Serial Adder with Accumulator and simulate using Pspice/Multisim.		
12	Design using Pspice/Multisim Mod-N Counters.		
Course outcomes (Course Skill Set):			
At the end of the course the student will be able to:			
<ol style="list-style-type: none"> 1. Demonstrate the truth table of various expressions and combinational circuits using logic gates. 2. Design various combinational circuits such as adders, subtractors, comparators, multiplexers and code converters. 3. Construct flips-flops, counters and shift registers. 4. Design and implement synchronous counters. 			
Assessment Details (both CIE and SEE)			
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall			

be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

- Digital Logic Applications and Design by John M Yarbrough, Thomson Learning, 2001
- Digital Principles and Design by Donald D Givone, McGraw Hill, 2002.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

III Semester

AEC (Analog Electronic Circuits) Lab			
Course Code	21EC382	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	2
Course objectives:			
<ul style="list-style-type: none"> • To provide practical exposure to the students on designing, setting up, executing and debugging various electronic circuits using simulation software. • To give the knowledge and practical exposure on simple applications of analog electronic circuits. 			
Sl.No	Experiments using Pspice/MultiSIM software		
1	Experiments to realize diode clipping (single, double ended) circuits.		
2	Experiments to realize diode clamping (positive, negative) circuits.		
3	Experiments to realize Full wave rectifier without filter (and set-up to measure the ripple factor, V_{p-p} , V_{rms} , etc.).		
4	Design and conduct an experiment on Series Voltage Regulator using Zener diode to determine line/load regulation characteristics.		
5	Realize BJT Darlington Emitter follower without bootstrapping and determine the gain, input and output impedances (other configurations of emitter follower can also be considered).		
6	Set-up and study the working of complementary symmetry class B push pull power amplifier (other power amplifiers can also be suitably considered) and calculate the efficiency.		
7	Design and set-up the oscillator circuits (Hartley, Colpitts, etc. using BJT/FET) and determine the frequency of oscillation.		
8	Design and set-up the crystal oscillator and determine the frequency of oscillation.		
9	Experiment to realize Input and Output characteristics of BJT Common emitter configuration and evaluation of parameters.		
10	Experiments to realize Transfer and drain characteristics of a MOSFET.		
11	Experiments to realize UJT triggering circuit for Controlled Full wave Rectifier.		
12	Design and simulation of Regulated power supply.		
Course outcomes (Course Skill Set):			
At the end of the course the student will be able to:			
<ol style="list-style-type: none"> 1. Understand the circuit schematic and its working. 2. Study the characteristics of different electronic devices. 3. Design and test simple electronic circuits as per the specifications using discrete electronic components. 4. Compute the parameters from the characteristics of active devices. 5. Familiarize with EDA software which can be used for electronic circuit simulation. 			

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University.

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners).

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours.

Rubrics suggested in Annexure-II of Regulation book.

Suggested Learning Resources:

1. David A Bell, "Fundamentals of Electronic Devices and Circuits Lab Manual, 5th Edition, 2009, Oxford University Press.
2. Muhammed H Rashid, "Introduction to PSpice using OrCAD for circuits and electronics", 3rd Edition, Prentice Hall, 2003.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

III Semester

LIC (Linear Integrated Circuits) Lab using Pspice / MultiSIM			
Course Code	21EC383	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	03
Course objectives:			
<ul style="list-style-type: none"> • To apply operational amplifiers in linear and nonlinear applications. • To acquire the basic knowledge of special function ICs. • To use Multisim/Pspice software for circuit design and simulation 			
Sl.No	Experiments using Pspice / MultiSIM		
	Every experiment has to be designed, circuit to be drawn / constructed and executed in the specified software. Results are also to be noted and inferred.		
	Note: Standard design procedure to be adopted.		
1	To realize using op-amp an Inverting Amplifier and Non-Inverting Amplifier		
2	To realize using op-amps i) Summing Amplifier ii) Difference amplifier		
3	To realize using op-amps an Instrumentation Amplifier		
4	To realize using op-amps i) Differentiator ii) Integrator		
5	To realize using op-amps a Full wave Precision Rectifier		
6	To realize using op-amps <ul style="list-style-type: none"> • Inverting and Non-Inverting Zero Crossing Detectors • Positive and Negative Voltage level detectors 		
7	To realize using op-amp an Inverting Schmitt Trigger		
8	To realize using op-amp an Astable Multivibrator		
9	To design and implement using op-amps <ul style="list-style-type: none"> • Butterworth I & II order Low Pass Filter • Butterworth I & II order High Pass Filter 		
10	To design and implement using op-amp a RC Phase Shift Oscillator		
11	To design and implement Mono-stable Multivibrator using 555 timer		
12	To design and implement 4 - bit R-2R Digital to Analog Converter		
Course outcomes (Course Skill Set):			
After studying this course, students will be able to;			
<ol style="list-style-type: none"> 1. Sketch/draw circuit schematics, construct circuits, analyze and troubleshoot circuits containing op-amps, resistors, diodes, capacitors and independent sources. 2. Relate to the manufacturer's data sheets of IC 555 timer and IC μa741 op-amp. 3. Realize and verify the operation of analog integrated circuits like Amplifiers, Precision Rectifiers, Comparators and Waveform generators. 4. Design and implement analog integrated circuits like Oscillators, Active filters, Timer circuits, Data converters and compare the experimental results with theoretical values. 			

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

Op-Amps and Linear Integrated Circuits, Ramakant A Gayakwad, 4th Edition, Pearson Education, 2018.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

III Semester

LabVIEW Programming Basics			
Course Code	21EC384	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	03
Course objectives:			
<ul style="list-style-type: none"> • Aware of various front panel controls and indicators. • Connect and manipulate nodes and wires in the block diagram. • Locate various toolbars and pull-down menus for the purpose of implementing specific functions. • Locate and utilize the context help window. • Familiar with LabVIEW and different applications using it. • Run a Virtual Instrument (VI). 			
Sl.No	VI Programs (using LabVIEW software) to realize the following:		
1	Basic arithmetic operations: addition, subtraction, multiplication and division		
2	Boolean operations: AND, OR, XOR, NOT and NAND		
3	Sum of 'n' numbers using 'for' loop		
4	Factorial of a given number using 'for' loop		
5	Determine square of a given number		
6	Factorial of a given number using 'while' loop		
7	Sorting even numbers using 'while' loop in an array		
8	Finding the array maximum and array minimum		
Demonstration Experiments (For CIE)			
9	Build a Virtual Instrument that simulates a heating and cooling system. The system must be able to be controlled manually or automatically.		
10	Build a Virtual Instrument that simulates a Basic Calculator (using formula node).		
11	Build a Virtual Instrument that simulates a Water Level Detector.		
12	Demonstrate how to create a basic VI which calculates the area and perimeter of a circle.		
Course outcomes (Course Skill Set):			
At the end of the course the student will be able to:			
1. Use Lab VIEW to create data acquisition, analysis and display operations			
2. Create user interfaces with charts, graph and buttons			
3. Use the programming structures and data types that exist in Lab VIEW			
4. Use various editing and debugging techniques			
Assessment Details (both CIE and SEE)			
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course.			

The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

1. Virtual Instrumentation using LABVIEW, Jovitha Jerome, PHI, 2011
2. Virtual Instrumentation using LABVIEW, Sanjay Gupta, Joseph John, TMH, McGraw Hill, Second Edition, 2011.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

IV Semester

Maths for Communication Engineers			
Course Code	21EC41	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

IV Semester

Digital Signal Processing			
Course Code	21EC42	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 8-10 Lab slots	Total Marks	100
Credits	04	Exam Hours	03
Course objectives:			
<ol style="list-style-type: none"> Preparation: To prepare students with fundamental knowledge/ overview in the field of Digital Signal Processing Core Competence: To equip students with a basic foundation of Signal Processing by delivering the basics of Discrete Fourier Transforms & their properties, design of filters and overview of digital signal processors 			
Teaching-Learning Process (General Instructions)			
<p>These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none"> Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes. Show Video/animation films to explain the different concepts of Digital Signal Processing Encourage collaborative (Group) Learning in the class Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. Topics will be introduced in a multiple representation. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes Give Programming Assignments 			
Module-1			
Discrete Fourier Transforms (DFT): Frequency domain sampling and Reconstruction of Discrete Time Signals, The Discrete Fourier Transform, DFT as a linear transformation, Properties of the DFT: Periodicity, Linearity and Symmetry properties, Multiplication of two DFTs and Circular Convolution [Text 1]			
Teaching-Learning Process	Chalk and Talk, YouTube videos, Programming assignments RBT Level: L1, L2, L3		
Module-2			
Additional DFT Properties, Linear filtering methods based on the DFT: Use of DFT in Linear Filtering, Filtering of Long data Sequences. Fast-Fourier-Transform (FFT) algorithms: Efficient Computation of the DFT: Radix-2 FFT algorithms for the computation of DFT and IDFT decimation in-time [Text 1]			

Teaching-Learning Process	Chalk and Talk, YouTube videos, Programming assignments RBT Level: L1, L2, L3
Module-3	
Design of FIR Filters: Characteristics of practical frequency-selective filters, Symmetric and Anti-symmetric FIR filters, Design of Linear-phase FIR (low pass and High pass) filters using windows - Rectangular, Hamming, Hanning, Bartlett windows. Structure for FIR Systems: Direct form, Cascade form and Lattice structures [Text1]	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Programming assignments RBT Level: L1, L2, L3
Module-4	
IIR Filter Design: Infinite Impulse response Filter Format, Bilinear Transformation Design Method, Analog Filters using Low pass prototype transformation, Normalized Butterworth Functions, Bilinear Transformation and Frequency Warping, Bilinear Transformation Design Procedure, Digital Butterworth (Lowpass and Highpass) Filter Design using BLT. Realization of IIR Filters in Direct form I and II [Text 2]	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Programming assignments RBT Level: L1, L2, L3
Module-5	
Digital Signal Processors: DSP Architecture, DSP Hardware Units, Fixed point format, Floating point Format, IEEE Floating point formats, Fixed point digital signal processors, FIR and IIR filter implementations in Fixed point systems. [Text 2]	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Programming assignments RBT Level: L1, L2, L3
PRACTICAL COMPONENT OF IPCC	
List of Programs to be implemented & executed using any programming languages like C++/Python/Java/Scilab / MATLAB/CC Studio (but not limited to)	
<ol style="list-style-type: none"> 1. Computation of N point DFT of a given sequence and to plot magnitude and phase spectrum. 2. Computation of circular convolution of two given sequences and verification of commutative, distributive and associative property of convolution. 3. Computation of linear convolution of two sequences using DFT and IDFT. 4. Computation of circular convolution of two given sequences using DFT and IDFT 5. Verification of Linearity property, circular time shift property & circular frequency shift property of DFT. 6. Verification of Parseval's theorem 7. Design and implementation of IIR (Butterworth) low pass filter to meet given specifications. 8. Design and implementation of IIR (Butterworth) high pass filter to meet given specifications. 9. Design and implementation of low pass FIR filter to meet given specifications. 10. Design and implementation of high pass FIR filter to meet given specifications. 11. To compute N- Point DFT of a given sequence using DSK 6713 simulator 12. To compute linear convolution of two given sequences using DSK 6713 simulator 13. To compute circular convolution of two given sequences using DSK 6713 simulator 	
Course outcomes (Course Skill Set)	
At the end of the course the student will be able to:	
<ol style="list-style-type: none"> 1. Determine response of LTI systems using time domain and DFT techniques 2. Compute DFT of real and complex discrete time signals 3. Compute DFT using FFT algorithms 4. Design FIR and IIR Digital Filters 5. Design of Digital Filters using DSP processor 	

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

CIE for the theory component of IPCC

Two Tests each of **20 Marks (duration 01 hour)**

- First test at the end of 5th week of the semester
- Second test at the end of the 10th week of the semester

Two assignments each of **10 Marks**

- First assignment at the end of 4th week of the semester
- Programming assignment at the end of 9th week of the semester, which can be implemented using programming languages like C++/Python/Java/Scilab

Scaled-down marks of two tests and two assignments added will be CIE marks for the theory component of IPCC for **30 marks**.

CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The **15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test (**duration 03 hours**) at the end of the 15th week of the semester /after completion of all the experiments (whichever is early) shall be conducted for 50 marks and scaled down to 05 marks.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

- The question paper will have ten questions. Each question is set for 20 marks.
- There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper shall include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be the 12 (40% of maximum marks-30) in the theory component and 08 (40% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify in the SEE. Marks secured will be scaled down to 50.

Suggested Learning Resources:**Text Books:**

1. Proakis & Manolakis, "Digital Signal Processing - Principles Algorithms & Applications", 4th Edition, Pearson education, New Delhi, 2007. ISBN: 81-317-1000-9.
2. Li Tan, Jean Jiang, "Digital Signal processing - Fundamentals and Applications", Academic Press, 2013, ISBN: 978-0-12-415893.

Reference Books:

1. Sanjit K Mitra, "Digital Signal Processing, A Computer Based Approach", 4th Edition, McGraw Hill Education, 2013,
2. Oppenheim & Schaffer, "Discrete Time Signal Processing", PHI, 2003.
3. D Ganesh Rao and Vineeth P Gejji, "Digital Signal Processing" Cengage India Private Limited, 2017, ISBN: 9386858231

Web links and Video Lectures (e-Resources):

By Prof. S. C. Dutta Roy, IIT Delhi

<https://nptel.ac.in/courses/117102060>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve programming skills

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

IV Semester

Circuits & Controls			
Course Code	21EC43	CIE Marks	50
Teaching Hours/Week (L: T: P: S)	(3:0:2:0)	SEE Marks	50
Total Hours of Pedagogy	40 hours Theory + 12 Lab slots	Total Marks	100
Credits	04	Exam Hours	03
<p>Course objectives: This course will enable students to:</p> <ol style="list-style-type: none"> 1. Apply mesh and nodal techniques to solve an electrical network. 2. Solve different problems related to Electrical circuits using Network Theorems and Two port network. 3. Familiarize with the use of Laplace transforms to solve network problems. 4. Understand basics of control systems and design mathematical models using block diagram reduction, SFG, etc. 5. Understand Time domain and Frequency domain analysis. 6. Familiarize with the State Space Model of the system. 			
<p>Teaching-Learning Process (General Instructions)</p> <p>These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ul style="list-style-type: none"> • Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes. • Show Video/animation films to explain the different concepts of Linear Algebra & Signal Processing. • Encourage collaborative (Group) Learning in the class . • Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking. • Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. • Topics will be introduced in a multiple representation. • Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. • Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. • Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes. • Give Programming Assignments. 			
Module-1			
<p>Basic concepts and network theorems</p> <p>Types of Sources, Loop analysis, Nodal analysis with independent DC and AC Excitations. (Textbook 1: 2.3, 4.1, 4.2, 4.3, 4.4, 10.6)</p> <p>Super position theorem, Thevenin's theorem, Norton's Theorem, Maximum Power transfer Theorem. (Textbook 2: 9.2, 9.4, 9.5, 9.7)</p>			
Teaching-Learning Process	Chalk and Talk, YouTube videos, Demonstrate the concepts using circuits RBT Level: L1, L2, L3		

Module-2	
<p>Two port networks: Short- circuit Admittance parameters, Open- circuit Impedance parameters, Transmission parameters, Hybrid parameters (Textbook 3: 11.1, 11.2, 11.3, 11.4, 11.5)</p> <p>Laplace transform and its Applications: Step Ramp, Impulse, Solution of networks using Laplace transform, Initial value and final value theorem (Textbook 3: 7.1, 7.2, 7.4, 7.7, 8.4)</p>	
Teaching-Learning Process	Chalk and Talk RBT Level: L1, L2, L3
Module-3	
<p>Basic Concepts and representation: Types of control systems, effect of feedback systems, differential equation of physical systems (only electrical systems), Introduction to block diagrams, transfer functions, Signal Flow Graphs (Textbook 4: Chapter 1.1, 2.2, 2.4, 2.5, 2.6)</p>	
Teaching-Learning Process	Chalk and Talk, YouTube videos RBT Level: L1, L2, L3
Module-4	
<p>Time Response analysis: Time response of first order systems. Time response of second order systems, time response specifications of second order systems (Textbook 4: Chapter 5.3, 5.4)</p> <p>Stability Analysis: Concepts of stability necessary condition for stability, Routh stability criterion, relative stability Analysis (Textbook 4: Chapter 5.3, 5.4, 6.1, 6.2, 6.4, 6.5)</p>	
Teaching-Learning Process	Chalk and Talk, Any software tool to show time response RBT Level: L1, L2, L3
Module-5	
<p>Root locus: Introduction the root locus concepts, construction of root loci (Textbook 4: 7.1, 7.2, 7.3)</p> <p>Frequency Domain analysis and stability: Correlation between time and frequency response and Bode plots (Textbook 4: 8.1, 8.2, 8.4)</p> <p>State Variable Analysis: Introduction to state variable analysis: Concepts of state, state variable and state models. State model for Linear continuous –Time systems, solution of state equations. (Textbook 4: 12.2, 12.3, 12.6)</p>	
Teaching-Learning Process	Chalk and Talk, Any software tool to plot Root locus, Bode plot RBT Level: L1, L2, L3

PRACTICAL COMPONENT OF IPCC	
Using suitable hardware and simulation software, demonstrate the operation of the following circuits:	
Sl.No	Experiments
1	Verification of Superposition theorem
2	Verification of Thevenin's theorem
3	Speed torque characteristics of i) AC Servomotor ii) DC Servomotors
4	Determination of time response specification of a second order Under damped System, for different damping factors.
5	Determination of frequency response of a second order System
6	Determination of frequency response of a lead lag compensator
7	Using Suitable simulation package study of speed control of DC motor using i) Armature control ii) Field control

8	Using suitable simulation package, draw Root locus & Bode plot of the given transfer function.
Demonstration Experiments (For CIE only, not for SEE)	
9	Using suitable simulation package, obtain the time response from state model of a system.
10	Implementation of PI, PD Controllers.
11	Implement a PID Controller and hence realize an Error Detector.
12	Demonstrate the effect of PI, PD and PID controller on the system response.

Course Outcomes

At the end of the course the student will be able to:

1. Analyse and solve Electric circuit, by applying, loop analysis, Nodal analysis and by applying network Theorems.
2. Evaluate two port parameters of a network and Apply Laplace transforms to solve electric networks.
3. Deduce transfer function of a given physical system, from differential equation representation or Block Diagram representation and SFG representation.
4. Calculate time response specifications and analyse the stability of the system.
5. Draw and analyse the effect of gain on system behaviour using root loci.
6. Perform frequency response Analysis and find the stability of the system.
7. Represent State model of the system and find the time response of the system.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together

CIE for the theory component of IPCC

Two Tests each of **20 Marks (duration 01 hour)**

- First test at the end of 5th week of the semester
- Second test at the end of the 10th week of the semester

Two assignments each of **10 Marks**

- First assignment at the end of 4th week of the semester
- Second assignment at the end of 9th week of the semester

Scaled-down marks of two tests and two assignments added will be CIE marks for the theory component of IPCC for **30 marks**.

CIE for the practical component of IPCC

- On completion of every experiment/program in the laboratory, the students shall be evaluated and marks shall be awarded on the same day. The **15 marks** are for conducting the experiment and preparation of the laboratory record, the other **05 marks shall be for the test** conducted at the end of the semester.
- The CIE marks awarded in the case of the Practical component shall be based on the continuous evaluation of the laboratory report. Each experiment report can be evaluated for 10 marks. Marks of all experiments' write-ups are added and scaled down to 15 marks.
- The laboratory test (**duration 03 hours**) at the end of the 15th week of the semester /after completion of all the experiments (whichever is early) shall be conducted for 50 marks and

scaled down to 05 marks.

Scaled-down marks of write-up evaluations and tests added will be CIE marks for the laboratory component of IPCC for **20 marks**.

SEE for IPCC

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the course (duration 03 hours)

- The question paper will have ten questions. Each question is set for 20 marks.
- There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.
- The students have to answer 5 full questions, selecting one full question from each module.

The theory portion of the IPCC shall be for both CIE and SEE, whereas the practical portion will have a CIE component only. Questions mentioned in the SEE paper shall include questions from the practical component.

- The minimum marks to be secured in CIE to appear for SEE shall be the 12 (40% of maximum marks-30) in the theory component and 08 (40% of maximum marks -20) in the practical component. The laboratory component of the IPCC shall be for CIE only. However, in SEE, the questions from the laboratory component shall be included. The maximum of 04/05 questions to be set from the practical component of IPCC, the total marks of all questions should not be more than the 20 marks.

SEE will be conducted for 100 marks and students shall secure 35% of the maximum marks to qualify in the SEE. Marks secured out of 100 shall be reduced proportionally to 50.

Suggested Learning Resources:

Text Books

1. Engineering circuit analysis, William H Hayt, Jr, Jack E Kemmerly, Steven M Durbin, Mc Graw Hill Education, Indian Edition 8e.
2. Networks and Systems, D Roy Choudhury, New age international Publishers, second edition.
3. Network Analysis, M E Van Valkenburg, Pearson, 3e.
4. Control Systems Engineering, I J Nagrath, M. Gopal, New age international Publishers, Fifth edition.

Web links and Video Lectures (e-Resources):

- <https://nptel.ac.in/courses/108106098>
- <https://nptel.ac.in/courses/108102042>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Programming Assignments / Mini Projects can be given to improve programming skills

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

IV Semester

Communication Theory			
Course Code	21EC44	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
<p>Course objectives: This course will enable students to</p> <ul style="list-style-type: none"> • Understand and analyse concepts of Analog Modulation schemes viz; AM, FM., Low pass sampling and Quantization as a random process. • Understand and analyse concepts digitization of signals viz; sampling, quantizing and encoding. • Evolve the concept of SNR in the presence of channel induced noise and study Demodulation of analog modulated signals. • Evolve the concept of quantization noise for sampled and encoded signals and study the concepts of reconstruction from these samples at a receiver. 			
<p>Teaching-Learning Process (General Instructions) These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none"> 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes. 2. Show Video/animation films to explain evolution of communication technologies. 3. Encourage collaborative (Group) Learning in the class. 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking. 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
<p>AMPLITUDE MODULATION: Introduction, Amplitude Modulation: Time & Frequency Domain description, Switching modulator, Envelop detector.</p> <p>DOUBLE SIDE BAND-SUPPRESSED CARRIER MODULATION: Time and Frequency Domain description, Ring modulator, Coherent detection, Costas Receiver, Quadrature Carrier Multiplexing.</p> <p>SINGLE SIDE-BAND AND VESTIGIAL SIDEBAND METHODS OF MODULATION: SSB Modulation, VSB Modulation, Frequency Translation, Frequency Division Multiplexing, Theme Example: VSB Transmission of Analog and Digital Television.</p> <p>[Text1: 3.1 to 3.8]</p>			
Teaching-Learning Process	Chalk and talk method, Power Point Presentation. Self-study topics: Properties of the Fourier Transform, Dirac Delta Function. RBT Level: L1, L2, L3		
Module-2			
<p>ANGLE MODULATION: Basic definitions, Frequency Modulation: Narrow Band FM, Wide Band FM, Transmission bandwidth of FM Signals, Generation of FM Signals, Demodulation of FM Signals, FM Stereo Multiplexing, Phase-Locked Loop: Nonlinear model of PLL, Linear model of PLL, Nonlinear Effects in FM</p>			

Systems. The Superheterodyne Receiver [Text1: 4.1 to 4.6]	
Teaching-Learning Process	Chalk and talk method, Power Point Presentation, YouTube videos. Self-study topics: FM Broadcasting System [Ref1] RBT Level: L1, L2, L3
Module-3	
NOISE: Shot Noise, Thermal noise, White Noise, Noise Equivalent Bandwidth. NOISE IN ANALOG MODULATION: Introduction, Receiver Model, Noise in DSB-SC receivers. Noise in AM receivers, Threshold effect, Noise in FM receivers, Capture effect, FM threshold effect, FM threshold reduction, Preemphasis and De-emphasis in FM (Text1: 5.10, 6.1 to 6.6)	
Teaching-Learning Process	Chalk and talk method, Power Point Presentation, YouTube videos. Self-study topics: Mean, Correlation and Covariance functions of Random Processes RBT Level: L1, L2, L3
Module-4	
SAMPLING AND QUANTIZATION: Introduction, Why Digitize Analog Sources? The Low pass Sampling process Pulse Amplitude Modulation. Time Division Multiplexing, Pulse-Position Modulation, Generation of PPM Waves, Detection of PPM Waves. (Text1: 7.1 to 7.7)	
Teaching-Learning Process	Chalk and talk method, Power Point Presentation, YouTube videos. Self-study topics: T1 carrier systems [Ref1] RBT Level: L1, L2, L3
Module-5	
SAMPLING AND QUANTIZATION (Contd): The Quantization Random Process, Quantization Noise, Pulse-Code Modulation: Sampling, Quantization, Encoding, Regeneration, Decoding, Filtering, Multiplexing; Delta Modulation (Text1: 7.8 to 7.10), Application examples - (a) Video + MPEG (Text1:7.11) and (b) Vocoders (refer Section 6.8 of Reference Book 1)	
Teaching-Learning Process	Chalk and talk method, Power Point Presentation, YouTube videos. Self-study topics: Digital Multiplexing. [Ref1] RBT Level: L1, L2, L3
Course Outcomes (Course Skill Set) At the end of the course the student will be able to:	
<ol style="list-style-type: none"> 1. Understand the amplitude and frequency modulation techniques and perform time and frequency domain transformations. 2. Identify the schemes for amplitude and frequency modulation and demodulation of analog signals and compare the performance. 3. Characterize the influence of channel noise on analog modulated signals. 4. Understand the characteristics of pulse amplitude modulation, pulse position modulation and pulse code modulation systems. 5. Illustration of digital formatting representations used for Multiplexers, Vocoders and Video transmission. 	
Assessment Details (both CIE and SEE)	
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.	

Continuous Internal Evaluation:

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5th week of the semester
2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be proportionally reduced to 50 marks

Suggested Learning Resources:**Books**

1. Simon Haykins & Moher, Communication Systems, 5th Edition, John Wiley, India Pvt. Ltd, 2010, ISBN 978 - 81 - 265 - 2151 - 7.

Reference Books

1. B P Lathi and Zhi Ding, Modern Digital and Analog Communication Systems, Oxford University Press., 4th edition, 2010, ISBN: 97801980738002.
2. Simon Haykins, An Introduction to Analog and Digital Communication, John Wiley India Pvt. Ltd., 2008, ISBN 978-81-265-3653-5.
3. H Taub & D L Schilling, Principles of Communication Systems, TMH, 2011.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
 B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
 NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
 (Effective from the academic year 2021 – 22)

IV Semester

Communication Laboratory I			
Course Code	21ECL46	CIE Marks	50
Teaching Hours/Week (L: T: P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	3
<p>Course objectives:</p> <p>This laboratory course enables students to</p> <ul style="list-style-type: none"> • Model an analog communication system signal transmission and reception. • Realize the electronic circuits to perform analog and pulse modulations and demodulations. • Verify the sampling theorem and relate the signal and its spectrum before and after sampling. • Understand the process of PCM and delta modulations. • Understand the PLL operation. 			
Sl.No.	Experiments		
1	Design of active second order Butterworth low pass and high pass filters.		
2	Amplitude Modulation and Demodulation of (a) Standard AM and (b) DSBSC (LM741 and LF398 ICs can be used)		
3	Frequency modulation and demodulation		
4	Design and test Time Division Multiplexing and Demultiplexing of two bandlimited signals.		
5	Design and test i) Pulse sampling, flat top sampling and reconstruction. ii) Pulse amplitude modulation and demodulation.		
6	Design and test BJT/FET Mixer		
7	Pulse Code Modulation and demodulation		
8	Phase locked loop Synthesis		
9	Illustration of (a) AM modulation and demodulation and display the signal and its spectrum. (b) DSB-SC modulation and demodulation and display the signal and its spectrum. (Use MATLAB/SCILAB)		
10	Illustration of FM modulation and demodulation and display the signal and its spectrum. (Use MATLAB/SCILAB)		
11	Illustrate the process of sampling and reconstruction of low pass signals. Display the signals and its spectrums of both analog and sampled signals. (Use MATLAB/SCILAB).		
12	Illustration of Delta Modulation and the effects of step size selection in the design of DM encoder. (Use MATLAB/SCILAB)		

Course outcomes (Course Skill Set):

At the end of the course the student will be able to:

1. Demonstrate the AM and FM modulation and demodulation by representing the signals in time and frequency domain.
2. Design and test the sampling, Multiplexing and PAM with relevant circuits.
3. Demonstrate the basic circuitry and operations used in AM and FM receivers.
4. Illustrate the operation of PCM and delta modulations for different input conditions.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by

examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners).

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours.

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

1. Louis E Frenzel, Principles of Electronic Communication Systems, McGraw Hill Education (India) Private Limited, 2016.
2. B P Lathi, Zhi Ding, Modern Digital and Analog Communication Systems, Oxford University Press, 2015.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

IV Semester

Embedded C Basics			
Course Code	21EC481	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • Understand the basic programming of Microprocessor and microcontroller. • To develop the microcontroller-based programs for various applications. 			
Sl.No	Experiments		
	Conduct the following experiments by writing C Program using Keil microvision simulator (any 8051 microcontroller can be chosen as the target).		
1	Write a 8051 C program to multiply two 16 bit binary numbers.		
2	Write a 8051 C program to find the sum of first 10 integer numbers.		
3	Write a 8051 C program to find factorial of a given number.		
4	Write a 8051 C program to add an array of 16 bit numbers and store the 32 bit result in internal RAM		
5	Write a 8051 C program to find the square of a number (1 to 10) using look-up table.		
6	Write a 8051 C program to find the largest/smallest number in an array of 32 numbers		
7	Write a 8051 C program to arrange a series of 32 bit numbers in ascending/descending order		
8	Write a 8051 C program to count the number of ones and zeros in two consecutive memory locations.		
9	Write a 8051 C program to scan a series of 32 bit numbers to find how many are negative.		
10	Write a 8051 C program to display “Hello World” message (either in simulation mode or interface an LCD display).		
11	Write a 8051 C program to convert the hexadecimal data 0xCFh to decimal and display the digits on ports P0, P1 and P2 (port window in simulator).		
Course outcomes (Course Skill Set):			
At the end of the course the student will be able to:			
1. Write C programs in 8051 for solving simple problems that manipulate input data using different instructions of 8051 C.			
2. Develop testing and experimental procedures on 8051 Microcontroller, analyze their operation under different cases.			
3. Develop programs for 8051 Microcontroller to implement real world problems.			
4. Design and Develop Mini projects			
Assessment Details (both CIE and SEE)			
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).			

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.

Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.

Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).

Weightage to be given for neatness and submission of record/write-up on time.

Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.

In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.

The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book

The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

"The 8051 Microcontroller: Hardware, Software and Applications", V Udayashankara and M S Mallikarjuna Swamy, McGraw Hill Education, 1st edition, 2017.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 - 22)

IV Semester

C++ Basics			
Course Code	21EC482	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	03
Course objectives:			
<ul style="list-style-type: none"> • Understand object-oriented programming concepts, and apply them in solving problems. • To create, debug and run simple C++ programs. • Introduce the concepts of functions, friend functions, inheritance, polymorphism and function overloading. • Introduce the concepts of exception handling and multithreading. 			
Sl.No	Experiments		
1	Write a C++ program to find largest, smallest & second largest of three numbers using inline functions MAX & Min.		
2	Write a C++ program to calculate the volume of different geometric shapes like cube, cylinder and sphere using function overloading concept.		
3	Define a STUDENT class with USN, Name & Marks in 3 tests of a subject. Declare an array of 10 STUDENT objects. Using appropriate functions, find the average of the two better marks for each student. Print the USN, Name & the average marks of all the students.		
4	Write a C++ program to create class called MATRIX using two-dimensional array of integers, by overloading the operator == which checks the compatibility of two matrices to be added and subtracted. Perform the addition and subtraction by overloading + and - operators respectively. Display the results by overloading the operator <<. If (m1 == m2) then m3 = m1 + m2 and m4 = m1 - m2 else display error		
5	Demonstrate simple inheritance concept by creating a base class FATHER with data members: <i>First Name, Surname, DOB & bank Balance</i> and creating a derived class SON, which inherits: Surname & Bank Balance feature from base class but provides its own feature: First Name & DOB. Create & initialize F1 & S1 objects with appropriate constructors & display the FATHER & SON details.		
6	Write a C++ program to define class name FATHER & SON that holds the income respectively. Calculate & display total income of a family using Friend function.		
7	Write a C++ program to accept the student detail such as name & 3 different marks by get_data() method & display the name & average of marks using display() method. Define a friend function for calculating the average marks using the method mark_avg().		
8	Write a C++ program to explain virtual function (Polymorphism) by creating a base class polygon which has virtual function areas two classes rectangle & triangle derived from polygon & they have area to calculate & return the area of rectangle & triangle respectively.		
9	Design, develop and execute a program in C++ based on the following requirements: An EMPLOYEE class containing data members & members functions: i) Data members: employee number (an integer), Employee_Name (a string of characters), Basic_Salary (in integer), All_Allowances (an integer), Net_Salary (an integer). (ii) Member functions: To read the data of an employee, to calculate Net_Salary & to print the values of all the data members. (All_Allowances = 123% of Basic, Income Tax (IT) = 30% of gross salary (=basic_Salary_All_Allowances_IT).		
10	Write a C++ program with different class related through multiple inheritance & demonstrate the use of different access specified by means of members variables & members functions.		
11	Write a C++ program to create three objects for a class named count object with data members		

	such as roll_no & Name. Create a members function set_data () for setting the data values & display () member function to display which object has invoked it using „this" pointer.
12	Write a C++ program to implement exception handling with minimum 5 exceptions classes including two built in exceptions.
<p>Course outcomes (Course Skill Set): At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Write C++ program to solve simple and complex problems 2. Apply and implement major object-oriented concepts like message passing, function overloading, operator overloading and inheritance to solve real-world problems. 3. Use major C++ features such as Templates for data type independent designs and File I/O to deal with large data set. 4. Analyze, design and develop solutions to real-world problems applying OOP concepts of C++ 	
<p>Assessment Details (both CIE and SEE)</p> <p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).</p> <p>Continuous Internal Evaluation (CIE): CIE marks for the practical course is 50 Marks. The split-up of CIE marks for record/ journal and test are in the ratio 60:40.</p> <ul style="list-style-type: none"> • Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session. • Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks. • Total marks scored by the students are scaled down to 30 marks (60% of maximum marks). • Weightage to be given for neatness and submission of record/write-up on time. • Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester. • In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce. • The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book • The average of 02 tests is scaled down to 20 marks (40% of the maximum marks). <p>The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.</p>	
<p>Semester End Evaluation (SEE): SEE marks for the practical course is 50 Marks. SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University All laboratory experiments are to be included for practical examination. (Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. OR based on the course requirement evaluation rubrics shall be decided jointly by examiners. Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly. Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners. General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and</p>	

result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

1. Object oriented programming in TURBO C++, Robert Lafore, Galgotia Publications, 2002
2. The Complete Reference C++, Herbert Schildt, 4th Edition, Tata McGraw Hill, 2003.
3. Object Oriented Programming with C++, E Balaguruswamy, 4th Edition, Tata McGraw Hill, 2006.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 - 22)

IV Semester

Octave / Scilab for Signals			
Course Code	21EC483	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	03
Course objectives:			
<ol style="list-style-type: none"> 1. Preparation: To prepare students with fundamental knowledge/ overview in the field of signals and processing. 2. Core Competence: To equip students with a basic foundation in electronic engineering and mathematics fundamentals required for comprehending the operation and application of signal processing. 3. Professionalism & Learning Environment: To inculcate in students an ethical and professional attitude by providing an academic environment inclusive of effective communication, teamwork, ability to relate engineering issues to a broader social context, and life-long learning needed for a successful professional career. 			
Sl.No	Experiments		
1	Verify the Sampling theorem.		
2	Determine linear convolution, Circular convolution and Correlation of two given sequences. Verify the result using theoretical computations.		
3	Determine the linear convolution of two given point sequences using FFT algorithm. Verify the result using theoretical computations.		
4	Determine the correlation using FFT algorithm. Verify the result using theoretical computations.		
5	Determine the spectrum of the given sequence using FFT. Verify the result using theoretical computations.		
6	Design and test FIR filter using Windowing method (Hamming, Hanning and Rectangular window) for the given order and cut-off frequency.		
7	Design and test IIR Butterworth 1 st and 2 nd order low & high pass filter.		
8	Design and test IIR Chebyshev 1 st and 2 nd order low & high pass filter.		
9	Generation of an AM - Suppressed Carrier Wave & visualization of the time domain and frequency domain plots.		
10	Generation and visualization of standard test signals (both continuous and discrete time).		
11	Generation and visualization of audio signal (pre-recorded) and generation of echo.		
12	Generation and visualization of the STFT of a chirp (and other related) signal.		
Course outcomes (Course Skill Set):			
At the end of the course the student will be able to:			
<ul style="list-style-type: none"> • Demonstrate the DSP concepts on signal generation and sampling using Scilab/Octave • Design and verify the computation of discrete signals using Scilab/Octave. • Demonstrate and verify the application of FFT/DFT algorithm for a given signal using Scilab/Octave. • Design and demonstrate programs to evaluate different types of low and high pass FIR filters using Scilab/Octave. • Design, demonstrate and visualize different real world signals using Scilab/Octave programs. 			

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session. Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.

Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).

Weightage to be given for neatness and submission of record/write-up on time.

Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.

In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.

The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book

The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

Digital Signal Processing Using MATLAB, John G Proakis and Vinay K Ingle, Cengage Learning, 2011

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

IV Semester

DAQ using LabVIEW			
Course Code	21EC484	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	03
Course objectives:			
<ul style="list-style-type: none"> • Process the knowledge of loop constructs. • Fundamentals of graphical programming and use LabVIEW modules • Implement ‘Timing’ functions. • Input algebraic formulas via ‘Formula Nodes’ and ‘Expression Nodes’. 			
Sl.No	Experiments		
1	Data acquisition using LabVIEW for temperature measurement with thermocouple.		
2	Data acquisition using LabVIEW for temperature measurement with AD590.		
3	Data acquisition using LabVIEW for temperature measurement with RTD.		
4	Data acquisition using LabVIEW for temperature measurement with Thermistor.		
5	Creation of a CRO using LabVIEW and measurement of frequency and amplitude from external source.		
6	Create function generator using LabVIEW and display the amplitude and frequency on CRO (externally connected)		
7	Demonstrate amplitude modulation considering modulating and carrier wave from external source.		
8	Interface LEDs to DAQ output and implement counter.		
9	Data acquisition using LabVIEW for load / strain measurement using suitable transducers.		
10	Demonstrate binary to grey code converter (& vice versa) using DAQ card.		
11	Data acquisition using LabVIEW for distance/humidity measurement using suitable transducers.		
12	Reading audio input with Microphones and output using DAQ card.		
Course outcomes (Course Skill Set):			
At the end of the course the student will be able to:			
1. Build temperature indicating instruments using LabVIEW (NI DAQ)			
2. Interface peripheral devices/instruments to LabVIEW			
3. Build LabVIEW modules to sense and process audio inputs			
4. Apply programming structures, data types, and the analysis and signal processing algorithms in LabVIEW			
5. Debug and troubleshoot applications			
Assessment Details (both CIE and SEE)			
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course.			

The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

1. Virtual Instrumentation using LABVIEW, Jovitha Jerome, PHI, 2011
2. Virtual Instrumentation using LABVIEW, Sanjay Gupta, Joseph John, TMH, McGraw Hill, Second Edition, 2011.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

V Semester

Digital Communication			
Course Code	21EC51	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • Understand the concept of signal processing of digital data and signal conversion to symbols at the transmitter and receiver. • Compute performance metrics and parameters for symbol processing and recovery in ideal and corrupted channel conditions. • Understand the principles of spread spectrum communications. • Understand the basic principles of information theory and various source coding techniques. • Build a comprehensive knowledge about various Source and Channel Coding techniques. • Discuss the different types of errors and error detection and controlling codes used in the communication channel. • Understand the concepts of convolution codes and analyze the code words using time domain and transform domain approach. 			
Teaching-Learning Process (General Instructions)			
<p>The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:</p> <ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Arrange visits to nearby PSUs such as BHEL, BEL, ISRO, etc., and small-scale communication industries. 3. Show Video/animation films to explain the functioning of various modulation techniques, Channel, and source coding. 4. Encourage collaborative (Group) Learning in the class 5. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 6. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize & analyze information rather than simply recall it. 7. Topics will be introduced in multiple representations. 8. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 9. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
<p>Digital Modulation Techniques: Phase shift Keying techniques using coherent detection: generation, detection and error probabilities of BPSK and QPSK, M-ary PSK, M-ary QAM. Frequency shift keying techniques using Coherent detection: BFSK generation, detection and error probability. Non coherent orthogonal modulation techniques: BFSK, DPSK Symbol representation, Block diagrams treatment of Transmitter and Receiver, Probability of error (without derivation of probability of error equation).</p>			
Teaching-Learning Process	<p>Chalk and talk method, Simulation of modulation techniques, Power Point Presentation, YouTube videos Animation of BPSK, QPSK, BFSK and DPSK. Problems on Generation and detection of DPSK, QPSK. Self-study topic: Minimum shift keying and Non-coherent BFSK RBT Level: L1, L2, L3</p>		

Module-2	
<p>Signalling Communication through Band Limited AWGN Channels: Signalling over AWGN Channels- Introduction, Geometric representation of signals, Gram- Schmidt Orthogonalization procedure, Conversion of the continuous AWGN channel into a vector channel (without statistical characterization), Optimum receivers using coherent detection: ML Decoding, Correlation receiver, matched filter receiver. Signal design for Band limited Channels: Design of band limited signals for zero ISI-The Nyquist Criterion (statement only), Design of band limited signals with controlled ISI-Partial Response signals, Probability of error for detection of Digital PAM: Symbol-by-Symbol detection of data with controlled ISI.</p>	
Teaching-Learning Process	Chalk & talk method, PowerPoint Presentation, YouTube videos Self-study topics: Maximum Likelihood detection, Channel equalization RBT Level: L1, L2, L3
Module-3	
<p>Principles of Spread Spectrum: Spread Spectrum Communication Systems: Model of a Spread Spectrum Digital Communication System, Direct Sequence Spread Spectrum Systems, Effect of De-spreading on a narrowband Interference, Probability of error (statement only), Some applications of DS Spread Spectrum Signals, Generation of PN Sequences, Frequency Hopped Spread Spectrum, CDMA based on IS-95.</p>	
Teaching-Learning Process	Chalk & talk method, Seminar about security issues in communication systems RBT Level: L1, L2, L3
Module-4	
<p>Introduction to Information Theory: Measure of information, Average information content of symbols in long independent sequences. Source Coding: Encoding of the Source Output, Shannon's Encoding Algorithm, Shannon-Fano Encoding Algorithm, Huffman coding. Error Control Coding: Introduction, Examples of Error control coding, methods of Controlling Errors, Types of Errors, types of Codes.</p>	
Teaching-Learning Process	Chalk and talk method, Problems on source coding, error control codes RBT Level: L1, L2, L3
Module-5	
<p>Linear Block Codes: Matrix description of Linear Block Codes, Error Detection & Correction capabilities of Linear Block Codes, Single error correction Hamming code, Table lookup Decoding using Standard Array. Convolution codes: Convolution Encoder, Time domain approach, Transform domain approach, Code Tree, Trellis and State Diagram.</p>	
Teaching-Learning Process	Chalk and talk method, Animation of convolution encoders RBT Level: L1, L2, L3
<p>Course outcomes (Course Skill Set) At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Analyze different digital modulation techniques and choose the appropriate modulation technique for the given specifications. 2. Test and validate symbol processing and performance parameters at the receiver under ideal and corrupted bandlimited channels. 3. Differentiate various spread spectrum schemes and compute the performance parameters of communication system. 4. Apply the fundamentals of information theory and perform source coding for given message 5. Apply different encoding and decoding techniques with error Detection and Correction. 	
Assessment Details (both CIE and SEE)	

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5th week of the semester
2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Text Books:

1. Simon Haykin, "Digital Communication Systems", John Wiley & sons, First Edition, 2014, ISBN 978-0-471-64735-5.
2. John G Proakis and Masoud Salehi, "Fundamentals of Communication Systems", 2014 Edition, Pearson Education, ISBN 978-8-131-70573-5.
3. K Sam Shanmugam, "Digital and analog communication systems", John Wiley India Pvt. Ltd, 1996.
4. Hari Bhat, Ganesh Rao, "Information Theory and Coding", Cengage, 2017.
5. Todd K Moon, "Error Correction Coding", Wiley Std. Edition, 2006.

Reference Books:

1. Bernard Sklar, "Digital Communications – Fundamentals and Applications", Second Edition, Pearson Education, 2016, ISBN: 9780134724058.
2. K Sam Shanmugam, "Digital and analog communication systems", John Wiley India Pvt. Ltd, 1996.

Web links and Video Lectures (e-Resources)

- <https://nptel.ac.in/courses/108102096>

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

V Semester

Computer Communication Networks			
Course Code	21EC53	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
<p>Course objectives: This course will enable students to:</p> <ol style="list-style-type: none"> 1. Understand the layering architecture of OSI reference model and TCP/IP protocol suite. 2. Understand the protocols associated with each layer. 3. Learn the different networking architectures and their representations. 4. Learn the functions and services associated with each layer. 			
<p>Teaching-Learning Process (General Instructions)</p> <p>These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none"> 1. Lecture method (L): the traditional lecture method, or a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various concepts in networking. 3. Encourage collaborative (Group) Learning in the class. 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking . 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyse information rather than simply recall it. 6. Demonstrate implementation of various protocols to help better understand the functioning of various concepts in networking. 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
<p>Introduction: Data communication: Components, Data representation, Data flow, Networks: Network criteria, Physical Structures, Network types: LAN, WAN, Switching, The Internet. (1.1,1.2, 1.3 (1.3.1to 1.3.4 of Text).</p> <p>Network Models: TCP/IP Protocol Suite: Layered Architecture, Layers in TCP/IP suite, Description of layers, Encapsulation and Decapsulation, Addressing, Multiplexing and Demultiplexing, The OSI Model: OSI Versus TCP/IP. (2.2, 2.3 of Text)</p> <p>Data-Link Layer: Introduction: Nodes and Links, Services, Two Categories' of link, Sublayers, Link Layer addressing: Types of addresses, ARP (9.1, 9.2 (9.2.1, 9.2.2))</p>			
Teaching-Learning Process	<p>Chalk and talk method, PowerPoint Presentation, YouTube videos, Animation of OSI and TCP-IP protocol suites, Example of ARP and RARP.</p> <p>Self-Study: Internet standards and administration,</p> <p>RBT Level: L1, L2, L3</p>		
Module-2			
<p>Data Link Control (DLC) services: Framing, Flow and Error Control. (11.1 of Text)</p> <p>Media Access Control: Random Access: ALOHA, CSMA, CSMA/CD, CSMA/CA. (12.1 of Text).</p> <p>Connecting Devices: Hubs, Switches, Virtual LANs: Membership, Configuration, Communication between Switches, Advantages. (17.1,17.2 of text)</p> <p>Wired and Wireless LANs: Ethernet Protocol, Standard Ethernet. (13.1, 13.2 (13.2.1 to 13.2.5 of Text)</p>			

Introduction to wireless LAN: Architectural Comparison, Characteristics, Access Control. (15.1 of Text)	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, Animations showing Framing, CSMA, Connecting devices, Problems on ALOHA, CSMA, Framing and Standard ethernet. Self-Study: Fast Ethernet, Gigabit ethernet & IEEE802.11 wireless LANs RBT Level: L1, L2, L3
Module-3	
Network Layer: Introduction, Network Layer services: Packetizing, Routing and Forwarding, Other services, Packet Switching: Datagram Approach, Virtual Circuit Approach, IPV4 Addresses: Address Space, Classful Addressing, Classless Addressing, DHCP, Network Address Resolution (18.1(excluding 18.1.3), 18.2, 18.4 of Text) Network Layer Protocols: Internet Protocol (IP): Datagram Format, Fragmentation, Options, Security of IPv4 Datagrams. (19.1of Text), IPv6 addressing and Protocol (22.1 and 22.2). Unicast Routing: Introduction, Routing Algorithms: Distance Vector Routing, Link State Routing, Path vector routing. (20.1, 20.2 of Text)	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, Animation of DHCP, routing protocols, Numericals on Addressing, Self-Study: Network Layer performance, RIP, OSPF RBT Level: L1, L2, L3
Module-4	
Transport Layer: Introduction: Transport Layer Services, Connectionless and Connection oriented Protocols, Transport Layer Protocols: Simple protocol, Stop and wait protocol, Go-BackN Protocol, Selective repeat protocol, Piggybacking (23.1, 23.2.1, 23.2.2, 23.2.3, 23.2.4, 23.2.5 of Text) Transport-Layer Protocols in the Internet: User Datagram Protocol: User Datagram, UDP Services, UDP Applications, Transmission Control L1, L2, L3 Protocol: TCP Services, TCP Features, Segment, Connection, State Transition diagram, Windows in TCP, Error control, TCP congestion control. (24.2, 24.3.1, 24.3.2, 24.3.3, 24.3.4, 24.3.6, 24.3.8, 24.3.9 of Text) *Note: Exclude FSMs for CIE and SEE	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, Animation/Implementation of Flow control protocols and TCP using simulators, Self-Study: Flow Control in TCP RBT Level: L1, L2, L3
Module-5	
Application Layer: Introduction: providing services, Application- layer paradigms, Standard Client – Server Protocols: Hyper Text Transfer Protocol, FTP: Two connections, Control Connection, Data Connection, Electronic Mail: Architecture, Domain Name system: Name space, DNS in internet, Resolution, DNS Messages, Registrars, DDNS, security of DNS. (25.1, 26.1.2, 26.2, 26.3, 26.6 of Text) Quality of Service (30.1, 30.2.) Network Security (31.1)	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, Animation/Implementation of HTTP, FTP, DNS using network simulators, Self Study: WWW , TELNET RBT Level: L1, L2, L3
Course outcomes (Course Skill Set) At the end of the course the student will be able to: <ol style="list-style-type: none"> 1. Understand the concepts of networking thoroughly. 2. Identify the protocols and services of different layers. 3. Distinguish the basic network configurations and standards associated with each network. 4. Discuss and analyse the various applications that can be implemented on networks. 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end	

examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5th week of the semester
2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be proportionally reduced to 50 marks

Suggested Learning Resources:

Text Books:

Forouzan, "Data Communications and Networking", 5th Edition, McGraw Hill, 2013, ISBN: 1-25-906475-3.

Reference Books:

1. James J Kurose, Keith W Ross, "Computer Networks", Pearson Education.
2. Wayne Tomasi, "Introduction to Data Communication and Networking", Pearson India, 1st edition.
3. Andrew Tannenbaum, "Computer Networks", Prentice Hall.
4. William Stallings, "Data and Computer Communications", Prentice Hall.

Web links and Video Lectures (e-Resources)

- <https://nptel.ac.in/courses/106105183>.
- TCP/IP Tutorial and Technical Overview, (IBM Redbook) - Download From <http://www.redbooks.ibm.com/abstracts/gg243376.html>
- TCP/IP Guide, Charles M Kozierok, Available Online - <http://www.tcpipguide.com/>
- Request for Comments (RFC) - IETF - <http://www.ietf.org/rfc.html>
- <https://cosmolearning.org/courses/computer-networks-524/video-lectures/>
- https://www.eecis.udel.edu/~bohacek/videoLectures/ComputerNetworking/ComputerNetworking_v2.html

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Implementation of simple networks and various networking protocols and algorithms using simulators like NCTUns / CISCO packet tracer and measurement of various parameters using WireShark
- Implementation of simple networks and various networking protocols and algorithms in C/C++/Python

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
 B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
 NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
 (Effective from the academic year 2021 – 22)

V Semester

Communication Lab II			
Course Code	21ECL55	CIE Marks	50
Teaching Hours/Week (L: T: P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	3
Course objectives:			
This laboratory course enables students to			
<ul style="list-style-type: none"> • Design and demonstrate communication circuits for different digital modulation techniques. • To simulate Source coding Algorithms using C/C++/ MATLAB code. • To simulate Error correcting and detecting codes using C/C++/ MATLAB code. • Simulate the networking concepts and protocols using C/C++/ Network simulation tool. • Understand entropies and mutual information of different communication channels. 			
Sl.No.	Experiments		
Implement the following using discrete components			
1	FSK generation and detection		
2	PSK generation and detection		
3	DPSK Transmitter and receiver		
4	QPSK Transmitter and Receiver		
Implement the following in C/C++/MATLAB/Scilab/Python or any other Suitable software			
5	Write a program to encode binary data using Huffman code and decode it.		
6	Write a program to encode binary data using a (7,4) Hamming code and decode it.		
7	Write a program to encode binary data using a ((3,1,2)/suitably designed) Convolution code and decode it.		
8	For a given data, use CRC-CCITT polynomial to obtain the CRC code. Verify the program for the cases a) Without error b) With error		
Implement the following algorithms in C/C++/MATLAB/Network simulator			
9	Write a program for congestion control using leaky bucket algorithm.		
10	Write a program for distance vector algorithm to find suitable path for transmission.		
11	Write a program for flow control using sliding window protocols.		
12	Configure a simple network (Bus/star) topology using simulation software OR Configure a simple network (Ring/Mesh) topology using simulation software.		
Demonstration Experiments (For CIE)			
13	Configure and simulate simple Wireless Local Area network.		
14	Simulate the BER performance of (2, 1, 3) binary convolutional code with generator sequences $g(1) = (1\ 0\ 1\ 1)$ and $g(2) = (1\ 1\ 1\ 1)$ on AWGN channel. Use QPSK modulation scheme. Channel decoding is to be performed through Viterbi decoding. Plot the bit error rate versus SNR (dB), i.e. $P_{e,b}$ versus E_b/N_0 . Consider binary input vector of size 3 lakh bits. Also find the coding gain.		
15	Simulate the BER performance of (7, 4) Hamming code on AWGN channel. Use QPSK modulation		

	<p>scheme. Channel decoding is to be performed through maximum-likelihood decoding. Plot the bit error rate versus SNR (dB), i.e. $P_{e,b}$ versus E_b/N_0. Consider binary input vector of size 5 lakh bits. Use the following parity check matrix for the (7, 4) Hamming code. Also find the coding gain.</p> $H = \begin{bmatrix} 1 & 0 & 0 & 1 & 1 & 1 & 0 \\ 0 & 1 & 0 & 0 & 1 & 1 & 1 \\ 0 & 0 & 1 & 1 & 1 & 0 & 1 \end{bmatrix}$
16	<p>Simulate the BER performance of rate 1/3 Turbo code. Turbo encoder uses two recursive systematic encoders with $G(D) = \left[1, \frac{1+D^4}{1+D+D^2+D^3+D^4} \right]$ and pseudo-random interleaver. Use QPSK modulation scheme. Channel decoding is to be performed through maximum a-posteriori (MAP) decoding algorithm. Plot the bit error rate versus SNR (dB), i.e. $P_{e,b}$ versus E_b/N_0. Consider binary input vector of size of around 3 lakh bits and the block length as 10384 bits. Also find the coding gain.</p>
<p>Course outcomes (Course Skill Set):</p> <p>On the completion of this laboratory course, the students will be able to:</p> <ol style="list-style-type: none"> 1. Design and test the digital modulation circuits and display the waveforms. 2. To Implement the source coding algorithm using C/C++/ MATLAB code. 3. To Implement the Error Control coding algorithms using C/C++/ MATLAB code. 4. Illustrate the operations of networking concepts and protocols using C programming and network simulators. 	
<p>Assessment Details (both CIE and SEE)</p> <p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).</p> <p>Continuous Internal Evaluation (CIE):</p> <p>CIE marks for the practical course is 50 Marks.</p> <p>The split-up of CIE marks for record/ journal and test are in the ratio 60:40.</p> <ul style="list-style-type: none"> • Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session. • Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks. • Total marks scored by the students are scaled down to 30 marks (60% of maximum marks). • Weightage to be given for neatness and submission of record/write-up on time. • Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester. • In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce. • The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book • The average of 02 tests is scaled down to 20 marks (40% of the maximum marks). <p>The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.</p>	
<p>Semester End Evaluation (SEE):</p> <p>SEE marks for the practical course is 50 Marks.</p> <p>SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by</p>	

the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners).

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours.

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

1. Simon Haykin, "Digital Communication Systems", John Wiley & sons, First Edition, 2014, ISBN 978-0-471-64735-5.
2. K Sam Shanmugam, "Digital and analog communication systems", John Wiley India Pvt. Ltd, 1996.
3. Forouzan, "Data Communications and Networking", 5th Edition, McGraw Hill, 2013, ISBN: 1-25-906475-3.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

V Semester

IoT (Internet of Things) Lab			
Course Code	21EC581	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	03
Course objectives:			
<ul style="list-style-type: none"> • To impart necessary and practical knowledge of components of Internet of Things • To develop skills required to build real-life IoT based projects. 			
Sl.No	Experiments		
1	i) To interface LED/Buzzer with Arduino/Raspberry Pi and write a program to 'turn ON' LED for 1 sec after every 2 seconds. ii) To interface Push button/Digital sensor (IR/LDR) with Arduino/Raspberry Pi and write a program to 'turn ON' LED when push button is pressed or at sensor detection.		
2	i) To interface DHT11 sensor with Arduino/Raspberry Pi and write a program to print temperature and humidity readings. ii) To interface OLED with Arduino/Raspberry Pi and write a program to print temperature and humidity readings on it.		
3	To interface motor using relay with Arduino/Raspberry Pi and write a program to 'turn ON' motor when push button is pressed.		
4	To interface Bluetooth with Arduino/Raspberry Pi and write a program to send sensor data to smartphone using Bluetooth.		
5	To interface Bluetooth with Arduino/Raspberry Pi and write a program to turn LED ON/OFF when '1'/'0' is received from smartphone using Bluetooth.		
6	Write a program on Arduino/Raspberry Pi to upload temperature and humidity data to thingspeak cloud.		
7	Write a program on Arduino/Raspberry Pi to retrieve temperature and humidity data from thingspeak cloud.		
8	To install MySQL database on Raspberry Pi and perform basic SQL queries.		
9	Write a program on Arduino/Raspberry Pi to publish temperature data to MQTT broker.		
10	Write a program to create UDP server on Arduino/Raspberry Pi and respond with humidity data to UDP client when requested.		
11	Write a program to create TCP server on Arduino/Raspberry Pi and respond with humidity data to TCP client when requested.		
12	Write a program on Arduino/Raspberry Pi to subscribe to MQTT broker for temperature data and print it.		
Course outcomes (Course Skill Set):			
At the end of the course the student will be able to:			
<ol style="list-style-type: none"> 1. Understand internet of Things and its hardware and software components 2. Interface I/O devices, sensors & communication modules 3. Remotely monitor data and control devices 4. Develop real life IoT based projects 			
Assessment Details (both CIE and SEE)			
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).			

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

1. Vijay Madiseti, Arshdeep Bahga, Internet of Things. "A Hands on Approach", University Press
2. Dr. SRN Reddy, Rachit Thukral and Manasi Mishra, "Introduction to Internet of Things: A practical Approach", ETI Labs
3. Pethuru Raj and Anupama C Raman, "The Internet of Things: Enabling Technologies, Platforms, and Use Cases", CRC Press
4. Jeeva Jose, "Internet of Things", Khanna Publishing House, Delhi
5. Adrian McEwen, "Designing the Internet of Things", Wiley
6. Raj Kamal, "Internet of Things: Architecture and Design", McGraw Hill

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI

B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

V Semester

Communication Simulink Toolbox			
Course Code	21EC582	CIE Marks	50
Teaching Hours/Week (L: T:P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	03
Course objectives:			
<ul style="list-style-type: none"> • To impart knowledge of simulation software in digital communications • To develop skills required to build and analyze the performance of various simulated communication systems under different conditions 			
Sl. No.	Experiments		
1	Modulation & demodulation of a random binary data stream using 16 – QAM.		
2	Bit error rate (BER) improvement using Pulse Shaping on 16 – QAM signal. (Use forward error correction (FEC) coding.)		
3	Perform OFDM modulation and obtain time domain and frequency domain plots to show a low-rate signal, a high-rate signal, and a frequency selective multipath channel response.		
4	(a) Simulate basic OFDM with no cyclic prefix. (b) Perform Equalization, Convolution, and Cyclic Prefix Addition on basic OFDM.		
5	OFDM with FFT Based Oversampling - Modify an OFDM+ Cyclic Prefix signal to efficiently output an oversampled waveform from the OFDM modulator.		
6	Simulate a basic communication system in which the signal is first QPSK modulated and then subjected to Orthogonal Frequency Division Multiplexing (OFDM).		
7	Obtain the scatter plots & eye diagrams of a QPSK signal to visualize the signal behaviour in presence of AWGN.		
8	(a) Generate a multiband signal using the Communications Toolbox. (b) Random noise generation using Simulink & display histogram plots of Gaussian, Rayleigh, Rician, and Uniform noise.		
9	QPSK Transmitter and Receiver in Simulink.		
10	Multipath Fading Channel in Simulink – For example: Simulate QPSK transmission over a <ul style="list-style-type: none"> • multipath Rayleigh fading channel and • a multipath Rician fading channel. 		
11	Adjacent and Co-Channel Interference using Simulink. <ul style="list-style-type: none"> • Use PSK-modulated signals to show the effects of adjacent and co-channel interference on a transmitted signal. 		
12	Modulation Classification with Deep Learning <ul style="list-style-type: none"> • Predict Modulation Type Using CNN 		
Course outcomes (Course Skill Set):			
At the end of the course the student will be able to:			
1. Perform sampling, aliasing, filtering, and quadrature modulation through simulation.			
2. Plot signal space representation of digital modulation techniques.			
3. Design and implement a pulse shape and matched filter to avoid inter-symbol interference and maximize receiver SNR.			
4. Demonstrate advanced wireless communication techniques like Multipath fading, CCI etc. and model the same using MATLAB / Simulink.			
Assessment Details (both CIE and SEE)			
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course.			

The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).

Continuous Internal Evaluation (CIE):

CIE marks for the practical course is **50 Marks**.

The split-up of CIE marks for record/ journal and test are in the ratio **60:40**.

- Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session.
- Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks.
- Total marks scored by the students are scaled down to 30 marks (60% of maximum marks).
- Weightage to be given for neatness and submission of record/write-up on time.
- Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester.
- In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce.
- The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book
- The average of 02 tests is scaled down to **20 marks** (40% of the maximum marks).

The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.

Semester End Evaluation (SEE):

SEE marks for the practical course is 50 Marks.

SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University

All laboratory experiments are to be included for practical examination.

(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. **OR** based on the course requirement evaluation rubrics shall be decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners)

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours

Rubrics suggested in Annexure-II of Regulation book

Suggested Learning Resources:

1. Communication Toolbox – Examples (<https://in.mathworks.com/>)
2. "Digital Communication Laboratory" Courseware by Professor Lee C Potter, Dr. Yang Yang, Electrical and Computer Engineering, The Ohio State University.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VI Semester

VLSI Design and Testing			
Course Code	21EC63	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • Impart knowledge of MOS transistor theory and CMOS technology • Learn the operation principles and analysis of inverter circuits. • Infer the operation of Semiconductor memory circuits. • Demonstrate the concept of CMOS testing. 			
Teaching-Learning Process (General Instructions)			
The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:			
<ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Arrange visits to nearby PSUs and industries. 3. Show Video/animation films to explain the functioning of various fabrication & testing techniques. 4. Encourage collaborative (Group) Learning in the class 5. Topics will be introduced in multiple representations. 6. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
Introduction: A Brief History, MOS Transistors, CMOS Logic (1.1 to 1.4 of TEXT1)			
MOS Transistor Theory: Introduction, Long-channel I-V Characteristics, Non-ideal I-V Effects, DC Transfer Characteristics (2.1, 2.2, 2.4 and 2.5 of TEXT1).			
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, Videos on transistor working Self-study topics: MOSFET Scaling and Small-Geometry Effects RBT Level: L1, L2, L3		
Module-2			
Fabrication: CMOS Fabrication and Layout, Introduction, CMOS Technologies, Layout Design Rules, (1.5 and 3.1 to 3.3 of TEXT1).			
Delay: Introduction, Transient Response, RC Delay Model, Linear Delay Model, Logical Efforts of Paths (4.1 to 4.5 of TEXT1, except sub-sections 4.3.7, 4.4.5, 4.4.6, 4.5.5 and 4.5.6).			
Teaching-Learning Process	Chalk and talk method, Power point presentation, YouTube videos, Videos on fabrication Self-study topics: Layouts of complex design using Euler's method RBT Level: L1, L2, L3		
Module-3			
Semiconductor Memories: Introduction, Dynamic Random Access Memory (DRAM) and Static Random Access Memory (SRAM), Nonvolatile Memory, Flash Memory, Ferroelectric Random Access Memory (FRAM) (10.1 to 10.6 of TEXT2)			
Teaching-Learning	Chalk and talk method, PowerPoint Presentation, YouTube videos on Standard		

Process	cell memory Design Self-study topics: Memory array design RBT Level: L1, L2, L3
Module-4	
Faults in digital circuits: Failures and faults, Modelling of faults, Temporary faults Test generation for combinational logic circuits: Fault diagnosis of digital circuits, test generation techniques for combinational circuits, Detection of multiple faults in combinational logic circuits. (1.1 to 1.3, 2.1 to 2.3 of TEXT3)	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, videos on testing algorithms for test generation Self-study topics: Testable combinational logic circuits RBT Level: L1, L2, L3
Module-5	
Test generation for sequential circuits: Testing of sequential circuits as iterative combinational circuits, state table verification, test generation based on circuits structure, functional fault models, test generation based on functional fault models. Design of testable sequential circuits: Controllability and Observability, Adhoc design rules, design of diagnosable sequential circuits, The scan path technique, LSSD, Random Access scan technique, partial scan. (4.1 to 4.5, 5.1 to 5.7 of TEXT3)	
Teaching-Learning Process	Chalk and talk method/Power point presentation, YouTube videos Self-study topics: Memory testing techniques RBT Level: L1, L2, L3
Course outcomes (Course Skill Set) At the end of the course the student will be able to: <ol style="list-style-type: none"> 1. Demonstrate understanding of MOS transistor theory, CMOS fabrication flow and technology scaling. 2. Draw the basic gates using the stick and layout diagram with the knowledge of physical design aspects. 3. Interpret memory elements along with timing considerations. 4. Interpret testing and testability issues in combinational logic design. 5. Interpret testing and testability issues in combinational logic design. 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.	
Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour) <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester Two assignments each of 10 Marks <ol style="list-style-type: none"> 4. First assignment at the end of 4th week of the semester 5. Second assignment at the end of 9th week of the semester Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20	

Marks (duration 01 hours)

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:**Text Books:**

1. "CMOS VLSI Design- A Circuits and Systems Perspective", Neil H E Weste, and David Money Harris 4th Edition, Pearson Education.
2. "CMOS Digital Integrated Circuits: Analysis and Design", Sung Mo Kang & Yosuf Leblebici, Third Edition, Tata McGraw-Hill.
3. "Digital Circuit Testing and Testability", Lala Parag K, New York, Academic Press, 1997.

Reference Books:

1. "Basic VLSI Design", Douglas A Pucknell, Kamran Eshraghian, 3rd Edition, Prentice Hall of India publication, 2005.
2. "Essential of Electronic Testing for Digital, Memory and Mixed Signal Circuits", Vishwani D Agarwal, Springer, 2002.

Web links and Video Lectures (e-Resources)

- https://www.youtube.com/watch?v=oL8SKNxHaHs&list=PLLy_2iUCG87Bdulp9brz9AcvW_TnFCUmM
- <https://www.youtube.com/watch?v=IRpt1fCHd8Y&list=PLCmoXVuSEVHIEJi3SwdyJ4EICffuyqjk>
- <https://www.youtube.com/watch?v=yLqLD8Y4-Qc>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Model displayed for clear understanding of fabrication process of MOS transistor
- Practise session can be held to understand the significance of various layers in MOS process, with the help of coloured layouts

VI Semester

VLSI Laboratory			
Course Code	21ECL66	CIE Marks	50
Teaching Hours/Week (L: T: P: S)	0:0:2:0	SEE Marks	50
Credits	1	Exam Hours	3
Course objectives:			
This laboratory course enables students to			
<ul style="list-style-type: none"> • Design, model, simulate and verify digital circuits. • Design layouts and perform physical verification of CMOS digital circuits. • Perform ASIC design flow and understand the process of synthesis, synthesis constraints and evaluating the synthesis reports to obtain optimum gate level netlist. • Perform RTL-GDSII flow and understand the stages in ASIC. 			
Sl.No.	Experiments		
ASIC Digital Design			
1	4-Bit Adder <ul style="list-style-type: none"> • Write Verilog Code • Verify the Functionality using Test-bench • Synthesize the design by setting proper constraints and obtain the netlist. From the report generated identify Critical path, Maximum delay, Total number of cells, Power requirement and Total area required		
2	4-Bit Booth Multiplier <ul style="list-style-type: none"> • Write Verilog Code • Verify the Functionality using Test-bench • Synthesize the design by setting proper constraints and obtain the netlist. From the report generated identify Critical path, Maximum delay, Total number of cells, Power requirement and Total area required		
3	32-Bit ALU Supporting 4-Logical and 4-Arithmetic operations, using case and if statement for ALU Behavioral Modeling <ul style="list-style-type: none"> • Write Verilog Code • Verify functionality using Test-bench • Synthesize the design targeting suitable library and by setting area and timing constraints • Tabulate the Area, Power and Delay for the Synthesized netlist • Identify Critical path 		
4	Latch and Flip-Flop <ul style="list-style-type: none"> • Synthesize the design and compare the synthesis report (D, SR, JK) 		
ASIC Analog Design			
5	a) Capture the schematic of CMOS inverter with load capacitance of 0.1pF and set the widths of Inverter with $W_n = W_p$, $W_n = 2W_p$, $W_n = W_p/2$ and length at selected technology. Carry out the following:		

	<p>i. Set the input signal to a pulse with rise time, fall time of 1ns and pulse width of 10ns and the time period of 20ns and plot the input voltage and output voltage of designed inverter?</p> <p>ii. From the simulation result compute t_{pHL}, t_{pLH} and t_d for all three geometrical settings of width?</p> <p>iii. Tabulate the results of delay and find the best geometry for minimum delay for CMOS inverter?</p> <p>b) Draw layout of inverter with $W_p/W_n = 40/20$, use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.</p>
6	<p>a) Capture the schematic of 2-input CMOS NAND gate having similar delay as that of CMOS inverter computed in experiment above. Verify the functionality of NAND gate and also find out the delay t_d for all four possible combinations of input vectors. Table the results. Increase the drive strength to 2X and 4X and tabulate the results.</p> <p>b) Draw the layout of NAND with $W_p/W_n = 40/20$, use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.</p>
7	<p>a) Capture schematic of Common Source Amplifier with PMOS Current Mirror Load and find its transient response and AC response? Measure the Unit Gain Bandwidth (UGB), amplification factor by varying transistor geometries, study the impact of variation in width to UGB.</p> <p>b) Draw Layout of common source amplifier, use optimum layout methods. Verify for DRC & LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.</p>
8	<p>a) Capture schematics of two-stage operational amplifier and measure the following:</p> <ol style="list-style-type: none"> UGB dB Bandwidth Gain Margin and phase margin with and without coupling capacitance Use the op-amp in the inverting and non-inverting configuration and verify its functionality. Study the UGB, 3dB bandwidth, gain and power requirement in op-amp by varying the stage wise transistor geometries and record the observations. <p>b) Draw layout of two-stage operational amplifier with minimum transistor width set to 300 (in 180/90/45 nm technology), choose appropriate transistor geometries as per the results obtained in part a. Use optimum layout methods. Verify for DRC and LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.</p>
Demonstration Experiments (For CIE)	
9	<p>UART</p> <ul style="list-style-type: none"> • Write Verilog Code • Verify the Functionality using Test-bench • Synthesize the design targeting suitable library and by setting area and timing constraints • Tabulate the Area, Power and Delay for the Synthesized netlist, Identify Critical path
10	<p>For synthesized netlist carry out the following:</p> <ul style="list-style-type: none"> • Floor planning • Placement and Routing • Record the parameters such as no. of metal layers used for routing, flip method for placement of standard cells • Physical Verification and record the DRC and LVS reports • Generate GDSII

11	<p>Design and characterize 6T binary SRAM cell and measure the following:</p> <ul style="list-style-type: none"> • Read Time, Write Time, SNM, Power • Draw Layout of 6T SRAM, use optimum layout methods. Verify for DRC & LVS, extract parasitic and perform post layout simulations, compare the results with pre-layout simulations. Record the observations.
<p>Course outcomes (Course Skill Set):</p> <p>On the completion of this laboratory course, the students will be able to:</p> <ol style="list-style-type: none"> 1. Design and simulate combinational and sequential digital circuits using Verilog HDL. 2. Understand the synthesis process of digital circuits using EDA tool. 3. Perform ASIC design flow and understand the process of synthesis, synthesis constraints and evaluating the synthesis reports to obtain optimum gate level netlist. 4. Design and simulate basic CMOS circuits like inverter, common source amplifier, differential amplifier, SRAM. 5. Perform RTL_GDSII flow and understand the stages in ASIC design. 	
<p>Assessment Details (both CIE and SEE)</p> <p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each course. The student has to secure not less than 35% (18 Marks out of 50) in the semester-end examination (SEE).</p> <p>Continuous Internal Evaluation (CIE):</p> <p>CIE marks for the practical course is 50 Marks.</p> <p>The split-up of CIE marks for record/ journal and test are in the ratio 60:40.</p> <ul style="list-style-type: none"> • Each experiment to be evaluated for conduction with observation sheet and record write-up. Rubrics for the evaluation of the journal/write-up for hardware/software experiments designed by the faculty who is handling the laboratory session and is made known to students at the beginning of the practical session. • Record should contain all the specified experiments in the syllabus and each experiment write-up will be evaluated for 10 marks. • Total marks scored by the students are scaled down to 30 marks (60% of maximum marks). • Weightage to be given for neatness and submission of record/write-up on time. • Department shall conduct 02 tests for 100 marks, the first test shall be conducted after the 8th week of the semester and the second test shall be conducted after the 14th week of the semester. • In each test, test write-up, conduction of experiment, acceptable result, and procedural knowledge will carry a weightage of 60% and the rest 40% for viva-voce. • The suitable rubrics can be designed to evaluate each student's performance and learning ability. Rubrics suggested in Annexure-II of Regulation book • The average of 02 tests is scaled down to 20 marks (40% of the maximum marks). <p>The Sum of scaled-down marks scored in the report write-up/journal and average marks of two tests is the total CIE marks scored by the student.</p>	
<p>Semester End Evaluation (SEE):</p> <p>SEE marks for the practical course is 50 Marks.</p> <p>SEE shall be conducted jointly by the two examiners of the same institute, examiners are appointed by the University</p> <p>All laboratory experiments are to be included for practical examination.</p> <p>(Rubrics) Breakup of marks and the instructions printed on the cover page of the answer script to be strictly adhered to by the examiners. OR based on the course requirement evaluation rubrics shall be</p>	

03.10.2022

decided jointly by examiners.

Students can pick one question (experiment) from the questions lot prepared by the internal /external examiners jointly.

Evaluation of test write-up/ conduction procedure and result/viva will be conducted jointly by examiners.

General rubrics suggested for SEE are mentioned here, writeup-20%, Conduction procedure and result in -60%, Viva-voce 20% of maximum marks. SEE for practical shall be evaluated for 100 marks and scored marks shall be scaled down to 50 marks (however, based on course type, rubrics shall be decided by the examiners).

Change of experiment is allowed only once and 15% Marks allotted to the procedure part to be made zero.

The duration of SEE is 03 hours.

Rubrics suggested in Annexure-II of Regulation book

19.09.2023

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VI Semester

Communication Engineering			
Course Code	21EC651	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0: 1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
<p>Course objectives:</p> <p>This course will enable students to:</p> <ul style="list-style-type: none"> • Describe essential elements of an electronic communication system. • Understand Amplitude, Frequency & Phase modulations, and Amplitude demodulation. • Define the sampling theorem and methods to generate pulse modulations. • Learn the various methods of digital modulation techniques and compare the different schemes. • Introduce the basic concepts of information theory and coding. • Understand the basic concepts of wireless and cellular communications. 			
<p>Teaching-Learning Process (General Instructions)</p> <p>The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:</p> <ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the evolution of communication technologies. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
<p>Introduction to Electronic Communications: Historical perspective, Electromagnetic frequency spectrum, Signal and its representation, Elements of electronic communications system, primary communication resources, signal transmission concepts, Analog and digital transmission, Modulation, Concept of frequency translation, Signal radiation and propagation (Text 1: 1.1 to 1.10)</p>			
Teaching-Learning Process	<p>Chalk and talk method, Power Point Presentation</p> <p>Self-study topics: Classification of Signals and systems</p> <p>RBT Level: L1, L2, L3</p>		
Module-2			
<p>Amplitude Modulation Techniques: Types of analog modulation, Principle of amplitude modulation, AM power distribution, Limitations of AM, (TEXT 1: 4.1, 4.2, 4.4, 4.6)</p> <p>Angle Modulation Techniques: Principles of Angle modulation, Theory of FM-basic Concepts, Theory of phase modulation (TEXT1: 5.1, 5.2, 5.5)</p>			
Teaching-Learning Process	<p>Chalk and talk method/Power point presentation</p> <p>Self-study topics: DSBSC, SSB and VSB modulation techniques and comparison.</p> <p>RBT Level: L1, L2, L3</p>		

Module-3	
Sampling Theorem and Pulse Modulation Techniques: Digital Versus Analog Transmissions, Sampling Theorem, Classification of pulse modulation techniques, PAM, PWM, PPM, PCM, Quantization of signals (TEXT 1: 7.2 to 7.8)	
Teaching-Learning Process	Chalk and talk method Self-study topics: Differential PCM and Delta Modulation RBT Level: L1, L2, L3
Module-4	
Digital Modulation Techniques: Types of digital Modulation, ASK, FSK, PSK, QPSK. (TEXT 1: 9.1 to 9.5) Information Theory, Source and Channel Coding: Information, Entropy and its properties, Shannon, Hartley Theorem, Objectives of source coding, Source coding technique, Shannon source coding theorem, Channel coding theorem, Error Control and Coding. [Text1: 10.1,10.2, 10.11.2, 11.1 to 11.3, 11.8, 11.9, 11.12]	
Teaching-Learning Process	Chalk and talk method, Power Point Presentation. Self-study topics: Quadrature Amplitude Modulation, Comparison of Digital Modulation techniques. RBT Level: L1, L2, L3
Module-5	
Evolution of wireless communication systems: Brief History of wireless communications, Advantages of wireless communication, disadvantages of wireless communications, wireless network generations, Comparison of wireless systems, Evolution of next generation networks, Applications of wireless communication (TEXT 2: 1.1 to 1.7) Principles of Cellular Communications: Cellular terminology, Cell structure and Cluster, Frequency reuse concept, Cluster size and system capacity, Method of locating cochannel cells, Frequency reuse distance (TEXT 2: 4.1 to 4.7)	
Teaching-Learning Process	Chalk and talk method/Power point presentation Self-study topics: Basic propagation mechanisms, Multipath fading. RBT Level: L1, L2, L3
Course outcomes (Course Skill Set) At the end of the course the student will be able to: <ol style="list-style-type: none"> 1. Describe the scheme and concepts of radiation and propagation of communication signals through air. 2. Understand the AM and FM modulation techniques and represent the signal in time and frequency domain relations. 3. Understand the process of sampling and quantization of signals and describe different methods to generate digital signals. 4. Describe the basic digital modulation techniques, channel capacity, source coding technique and the channel coding. 5. Compare the different wireless communication systems and describe the structure of cellular communication. 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.	

Continuous Internal Evaluation:

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5th week of the semester
2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Books:

1. T L Singal, Analog and Digital Communications, McGraw Hill Education (India) Private Limited, 2012, 0-07-107269-1
2. T L Singal, Wireless Communications, McGraw Hill Education (India) Private Limited, 2016, ISBN:0-07-068178-3.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VI Semester

Microcontrollers			
Course Code	21EC652	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
This course will enable students to:			
<ul style="list-style-type: none"> • Understand the difference between a Microprocessor and a Microcontroller and embedded microcontrollers. • Familiarize the basic architecture of 8051 microcontroller. • Program 8051 microprocessor using Assembly Level Language and C. • Understand the interrupt system of 8051 and the use of interrupts. • Understand the operation and use of inbuilt Timers/Counters and Serial port of 8051. • Interface 8051 to external memory and I/O devices using its I/O ports. 			
Teaching-Learning Process (General Instructions)			
The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:			
<ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various techniques. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 8. Give Programming Assignments. 			
Module-1			
8051 Microcontroller: Microprocessor Vs Microcontroller, Embedded Systems, Embedded Microcontrollers, 8051 Architecture- Registers, Pin diagram, I/O ports functions, Internal Memory organization. External Memory (ROM & RAM) interfacing. Text2 : Chapter 1 section 1.1 to 1.3, chapter 3 sections 3.1 to 3.3			
Teaching-Learning Process	Chalk and talk method, Simulation of modulation techniques RBT Level: L1, L2, L3		
Module-2			
8051 Instruction Set: Addressing Modes, Data Transfer instructions, Arithmetic instructions, Logical instructions, Bit manipulation instructions. Simple Assembly language program examples (without loops) to use these instructions. Text2 : Chapter 5 , chapter 6, chapter 7, chapter 8			
Teaching-Learning Process	Chalk and talk method/Power point presentation RBT Level: L1, L2, L3		

Module-3	
<p>8051 Jump and Call instructions & Embedded C Jump and Call Instructions, Calls & Subroutine instructions. Assembly language program examples on subroutine and involving loops. Text2 : chapter 8 section 8.1 to 8.4 8051 Programming in C: Data Types and Time delay in 8051 C, I/O programming in 8051 C, Logical Operations in C. Text1 : chapter 7 section 7.1 to 7.3</p>	
Teaching-Learning Process	Chalk and talk method RBT Level: L1, L2, L3
Module-4	
<p>8051 Timers and Serial Port 8051 Timers and Counters – Operation and Assembly language programming to generate a pulse using Mode-1 and a square wave using Mode- 2 on a port pin. 8051 Serial Communication- Basics of Serial Data Communication, RS- 232 standard, 9 pin RS232 signals, Simple Serial Port programming in Assembly and C to transmit a message and to receive data serially. Text1 : Chapter 9 section 9.1 Chapter 10 section 10.1 to 10.5</p>	
Teaching-Learning Process	Chalk and talk method RBT Level: L1, L2, L3
Module-5	
<p>8051 Interrupts and Interfacing Applications 8051 Interrupts. 8051 Assembly language programming to generate an external interrupt using a switch, 8051 C programming to generate a square waveform on a port pin using a Timer interrupt. Interfacing 8051 to ADC-0804, DAC, LCD and Stepper motor and their 8051 Assembly and C language interfacing programming. Text 1: Chapter 11 section 11.1 and 11.2 Chapter 13 section 13.1 to 13.2, chapter 12 section 12.1, chapter 17 section 17.2</p>	
Teaching-Learning Process	Chalk and talk method/Power point presentation RBT Level: L1, L2, L3
<p>Course outcome (Course Skill Set) At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Explain the difference between Microprocessors & Microcontrollers, Architecture of 8051 Microcontroller, Interfacing of 8051 to external memory and Instruction set of 8051. 2. Develop 8051 Assembly level programs using 8051 instruction set. 3. Develop 8051 Assembly / C language program to generate timings and waveforms using 8051 timers, to send & receive serial data using 8051 serial port. 4. Develop 8051 Assembly / C language programs to generate square wave on 8051 I/O port pin using interrupt and C Programme to send & receive serial data using 8051 serial port. 5. Interface various peripheral devices to 8051 using I/O ports. 	
<p>Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p>Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour)</p> <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 	

3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

1. "The 8051 Microcontroller and Embedded Systems – using assembly and C", Muhammad Ali Mazidi, Janice Gillespie Mazidi and Rollin D McKinlay; PHI, 2006 / Pearson, 2006.
2. "The 8051 Microcontroller", Kenneth J Ayala, 3rd Edition, Thomson/Cengage Learning.

Reference Books:

1. "The 8051 Microcontroller Based Embedded Systems", Manish K Patel, McGraw Hill, 2014, ISBN: 978-93-329-0125-4.
2. "Microcontrollers: Architecture, Programming, Interfacing and System Design", Raj Kamal, Pearson Education, 2005.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VI Semester

Basic VLSI Design			
Course Code	21EC653	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • Impart knowledge of MOS transistor theory and CMOS technologies • Impart knowledge on architectural choices and performance trade-offs involved in designing and realizing the circuits in CMOS technology • Cultivate the concepts of subsystem design processes • Demonstrate the concepts of CMOS testing 			
Teaching-Learning Process (General Instructions)			
The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:			
<ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various techniques. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 8. Incorporate programming examples given under Activity based learning. 			
Module-1			
Introduction: A Brief History, MOS Transistors, MOS Transistor Theory, Ideal I-V Characteristics, Non-ideal I-V Effects, DC Transfer Characteristics (1.1, 1.3, 2.1, 2.2, 2.4, 2.5 of TEXT2).			
Fabrication: nMOS Fabrication, CMOS Fabrication [P-well process, N-well process, Twin tub process], BiCMOS Technology (1.7, 1.8, 1.10 of TEXT1).			
Teaching-Learning Process	Chalk and talk method, YouTube videos, Power point presentation RBT Level: L1, L2		
Module-2			
MOS and BiCMOS Circuit Design Processes: MOS Layers, Stick Diagrams, Design Rules and Layout.			
Basic Circuit Concepts: Sheet Resistance, Area Capacitances of Layers, Standard Unit of Capacitance, Some Area Capacitance Calculations, Delay Unit, Inverter Delays, Driving Large Capacitive Loads (3.1 to 3.3, 4.1, 4.3 to 4.8 of TEXT1).			
Teaching-Learning Process	Chalk and talk method/Power point presentation RBT Level: L1, L2, L3		

Module-3	
<p>Scaling of MOS Circuits: Scaling Models & Scaling Factors for Device Parameters Subsystem Design Processes: Some General considerations, An illustration of Design Processes, Illustration of the Design Processes: Regularity, Design of an ALU Subsystem, The Manchester Carry-chain and Adder Enhancement Techniques (5.1, 5.2, 7.1, 7.2, 8.2, 8.3, 8.4.1, 8.4.2 of TEXT1).</p>	
Teaching-Learning Process	Chalk and talk method, YouTube videos, Power point presentation RBT Level: L1, L2, L3
Module-4	
<p>Subsystem Design: Some Architectural Issues, Switch Logic, Gate (restoring) Logic, Parity Generators, Multiplexers, The Programmable Logic Array (PLA) (6.1 to 6.3, 6.4.1, 6.4.3, 6.4.6 of TEXT1). FPGA Based Systems: Introduction, Basic concepts, Digital design and FPGAs, FPGA based System design, FPGA architecture, Physical design for FPGAs (1.1 to 1.4, 3.2, 4.8 of TEXT3).</p>	
Teaching-Learning Process	Chalk and talk method, YouTube videos, Power point presentation RBT Level: L1, L2, L3
Module-5	
<p>Memory, Registers and Aspects of system Timing: System Timing Considerations, Some commonly used Storage/Memory elements (9.1, 9.2 of TEXT1). Testing and Verification: Introduction, Logic Verification, Logic Verification Principles, Manufacturing Test Principles, Design for testability (12.1, 12.1.1, 12.3, 12.5, 12.6 of TEXT 2).</p>	
Teaching-Learning Process	Chalk and talk method/Power point presentation RBT Level: L1, L2, L3
<p>Course outcome (Course Skill Set) At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Demonstrate understanding of MOS transistor theory, CMOS fabrication flow and technology scaling. 2. Draw the basic gates using the stick and layout diagrams with the knowledge of physical design aspects. 3. Interpret Memory elements along with timing considerations 4. Demonstrate knowledge of FPGA based system design 5. Interpret testing and testability issues in VLSI Design 6. Analyze CMOS subsystems and architectural issues with the design constraints. 	
<p>Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p>Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour)</p> <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester <p>Two assignments each of 10 Marks</p> <ol style="list-style-type: none"> 4. First assignment at the end of 4th week of the semester 5. Second assignment at the end of 9th week of the semester 	

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

1. "Basic VLSI Design"- Douglas A Pucknell & Kamran Eshraghian, PHI, 3rd Edition.
2. "CMOS VLSI Design- A Circuits and Systems Perspective", Neil H E Weste, David Harris, Ayan Banerjee, 3rd Edition, Pearson Education.
3. "FPGA Based System Design", Wayne Wolf, Pearson Education, 2004, Technology and Engineering.

Web links and Video Lectures (e-Resources)

- <https://nptel.ac.in/courses/117101058>
- <https://nptel.ac.in/courses/117106093>
- <https://youtu.be/9SnR3M3CIm4>
- <https://nptel.ac.in/courses/108/107/108107129/>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

Wherever necessary **Cadence/Synopsis/Menta Graphics tools** must be used.

1. Write Verilog Code for the following circuits and their Test Bench for verification, observe the waveform and synthesize the code with technological library with given Constraints*. Do the initial timing verification with gate level simulation.
 - i. An inverter
 - ii. A Buffer
 - iii. Transmission Gate
 - iv. Basic/universal gates
 - v. Flip flop -RS, D, JK, MS, T
 - vi. Serial & Parallel adder
 - vii. 4-bit counter [Synchronous and Asynchronous counter]
2. Design an op-amp with given specification* using given differential amplifier Common source and Common Drain amplifier in library** and completing the design flow mentioned below:
 - a. Draw the schematic and verify the following
 - i) DC Analysis
 - ii) AC Analysis
 - iii) Transient Analysis
 - b. Draw the Layout and verify the DRC, ERC
 - c. Check for LVS
 - d. Extract RC and back annotate the same and verify the Design.

03.10.2022

19.09.2023

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VI Semester

Electronic Circuits with Verilog			
Course Code	21EC654	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	2:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • To understand the basic Verilog HDL design flow. • To understand the basic Verilog programming concepts. • To describe the simple logic circuits using dataflow, gate-level, and behavioural level modelling. • To model digital systems using advanced concepts of Verilog HDL. 			
Teaching-Learning Process (General Instructions)			
The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:			
<ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various techniques. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 8. Give programming assignments. 			
Module-1			
Overview of Digital Design with Verilog HDL: Evolution of CAD, emergence of HDLs, typical HDL-flow, why Verilog HDL?, trends in HDLs. (Text 1)			
Hierarchical Modeling Concepts: Top-down and bottom-up design methodology, differences between modules and module instances, parts of a simulation, design block, stimulus block. (Text 1)			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		
Module-2			
Basic Concepts: Lexical conventions, datatypes, system tasks, compiler directives. (Text 1)			
Modules and Ports: Module definition, port declaration, connecting ports, hierarchical name referencing. (Text 1)			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		
Module-3			
Gate-Level Modeling: Modeling using basic Verilog gate primitives, description of and/or and buf/not type gates, rise, fall and turn-off delays, min, max, and typical delays. (Text1)			
Dataflow Modeling: Continuous assignments, delay specification, expressions, operators, operands, operator types. (Text 1)			

Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-4	
Behavioral Description: Behavioral Description Highlights, Structure of the HDL Behavioral Description, Sequential Statements, IF Statement, The case Statement , Verilog casex and casez The wait-for Statement. The Loop Statement, For-Loop, While-Loop, Verilog repeat, Verilog forever (content with respect to Verilog only) (Text 2)	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-5	
Structural Description: Highlights of Structural Description, Organization of Structural Description Binding (4.1, 4.2, 4.3 till example 4.9) (Text 2) Tasks and Functions: Differences between tasks and functions, declaration, invocation, automatic tasks and functions. (Text 1)	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Course outcomes (Course Skill Set) At the end of the course the student will be able to: <ol style="list-style-type: none"> Under the Verilog HDL design flow. Describe the basic concepts of Verilog HDL programming. Design of digital electronics circuits using dataflow, behavioural, gate-level, and structural modelling. Design complex digital circuits using advanced Verilog concepts. 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.	
Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour) <ol style="list-style-type: none"> First test at the end of 5th week of the semester Second test at the end of the 10th week of the semester Third test at the end of the 15th week of the semester Two assignments each of 10 Marks <ol style="list-style-type: none"> First assignment at the end of 4th week of the semester Second assignment at the end of 9th week of the semester Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 Marks (duration 01 hours) <ol style="list-style-type: none"> At the end of the 13th week of the semester The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks (to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course). CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course. Semester End Examination:	

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

1. "Verilog HDL: A Guide to Digital Design and Synthesis", Samir Palnitkar, Pearson education, Second edition.
2. "HDL programming (VHDL and Verilog)", Nazeih M Botros, John Wiley India Pvt. Ltd., 2008.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VI Semester

Sensors & Actuators			
Course Code	21EC655	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • To provide the fundamental knowledge about sensors and measurement system. • To impart the knowledge of static and dynamic characteristics of instruments and understand the factors in selection of instruments for measurement. • To discuss the principle, design and working of transducers for the measurement of physical time varying quantities. • Understand the working of various actuators suitable in industrial process control systems. • Understand the principle and application of smart sensors. 			
Teaching-Learning Process (General Instructions)			
These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.			
<ol style="list-style-type: none"> 1. Explain the fundamental concepts required for the module in the introduction phase for the module. 2. Conducting quiz after completion of every module in class and evaluate. 3. Asking questions about completed previous topic, will aid to assess the student understanding. 4. Evaluate the internals answer booklet by correcting the mistakes if any. 5. Modules revision at the end as well use practical lab sessions and demonstrate the concepts if applicable and feasible. 			
Module-1			
Sensors and measurement system: Sensors and transducers, Classifications of transducers-primary & secondary, active & passive, analog and digital transducers. Smart sensors.			
Measurement: Definition, significance of measurement, instruments and measurement systems. mechanical, electrical and electronic instruments. Elements of generalized measurement system with example. Input-output configuration of measuring instruments and measurement systems, methods of correction for interfering and modifying inputs.			
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, More examples relating to applications RBT Level: L1, L2, L3		
Module-2			
Static and Dynamic Characteristics: Static calibration and error calibration curve, accuracy and precision, indications of precision, static error, scale range and scale span, reproducibility and drift, repeatability, signal to noise ratio, sensitivity, linearity, hysteresis, threshold, dead zone and dead time, resolution, signal to noise ratio, factors influencing the choice of transducers/instruments.			
Dynamic response – Dynamic characteristics, Transfer function of generalized first order system, time constant. Transfer function of generalized second order system, natural frequency and Damping ratio.			
Teaching-Learning Process	Chalk and talk method, Power point presentation, VI Lab to demonstrate the characteristics of sensors, More examples relating to applications RBT Level: L1, L2, L3		

Module-3	
<p>Measurement of Temperature: RTD, Thermistor, Thermocouple, laws of thermocouple, Thermopile, AD590.</p> <p>Measurement of Displacement: Introduction, Principles of Transduction, Variable resistance devices, variable Inductance Transducer, Variable Capacitance Transducer, Hall Effect Devices, Proximity Devices, Digital Transducer.</p>	
Teaching-Learning Process	<p>Chalk and talk method, PowerPoint Presentation, Virtual instrumentation Lab to demonstrate the characteristics of sensors</p> <p>RBT Level: L1, L2, L3</p>
Module-4	
<p>Measurement of Strain: Introduction, Types of Strain Gauges, Theory of operation of resistance strain gauges, Types of Electrical Strain Gauges –Wire gauges, unbounded strain gauges, foil gauges, semiconductor strain gauges (principle, types & list of characteristics only), Strain gauge Circuits – Wheatstone bridge circuit, Applications.</p> <p>Measurement of Force & Torque: Introduction, Force measuring sensor –Load cells – column types devices, proving rings, cantilever beam, pressductor. Hydraulic load cell, electronic weighing system. Torque measurement: Absorption type, transmission type, stress type & deflection type.</p>	
Teaching-Learning Process	<p>Chalk and talk method, PowerPoint Presentation, More examples relating to applications</p> <p>RBT Level: L1, L2, L3</p>
Module-5	
<p>Actuators and process control system: Introduction. Block diagram and description of process control system with an example. Introduction, Block diagram of Final control operation, Signal conversions analog, digital, pneumatic signal. Actuators, Control elements.</p> <p>Electrical actuating systems: Solid-state switches, Solenoids, Electric Motors- Principle of operation and its application: D.C motors, AC motors, Synchronous Motor, Stepper motors.</p> <p>Pneumatic Actuators: Principle and working of pneumatic actuators. (Numerical problems on the topic).</p> <p>Hydraulic Actuators: Principle and working of Hydraulic actuators. (Numerical problems on the topic).</p>	
Teaching-Learning Process	<p>Chalk and talk method, Power point presentation</p> <p>More examples relating to applications</p> <p>RBT Level: L1, L2, L3</p>
<p>Course outcome (Course Skill Set)</p> <p>At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Discuss the fundamental concepts related to sensors and measurement, functional elements of measurement system, I/O Characteristics of measurement system. 2. Interpret and analyse the static and dynamic characteristics of instruments. 3. Elucidate the working principle and usage of different transducers for temperature, displacement and level measurement. 4. Discuss the principle and working of different types of actuators used in industrial application. 5. Discuss the principle and working of strain, force and torque measurement. 	
<p>Assessment Details (both CIE and SEE)</p> <p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p>	

Continuous Internal Evaluation:

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5th week of the semester
2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:**Text Books:**

1. Electrical and Electronic Measurements and Instrumentation, A K Sawhney, 17th Edition, (Reprint 2004), Dhanpat Rai & Co. Pvt. Ltd., 2004.
2. Instrumentation: Devices and Systems, C S Rangan, G R Sarma, V S V Mani, 2nd Edition (32 Reprint), McGraw Hill Education (India), 2014.
3. Process Control Instrumentation Technology by C D Johnson, 7th Edition, Pearson Education Private Limited, New Delhi 2002.

VI Semester

Artificial Neural Networks			
Course Code	21EC641	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	2:2:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • Preparation: To prepare students with fundamental knowledge and comprehensive understanding of artificial neural networks. • Core Competence: To equip students to develop and configure ANNs with different types of learning algorithms for real world problems. • Professionalism & Learning Environment: To inculcate an engineering student an ethical and professional attitude by providing an academic environment inclusive of effective communication, teamwork, ability to relate engineering issues to a broader social context, and life-long learning needed for a successful professional career. 			
Teaching-Learning Process (General Instructions)			
<p>The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:</p> <ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various learning algorithms. 3. Encourage collaborative (Group) Learning in the class. 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking. 5. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 6. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			

Module-1	
<p>Introduction: Neural Networks, Application Scope of Neural Networks. Artificial Neural Network: An Introduction. - Fundamental Concept, Evolution of Neural Networks, Basic models of Artificial Neural Networks (ANN), Important Technologies of ANNs, McCulloch-Pitts Neuron, Linear Separability. Text 1: 1,1.1,1.2,2.1,2.2,2.3,2.4,2.5,2.6.</p>	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, Animation of basic model of a neuron in comparison of biological neuron. RBT Level: L1, L2, L3
Module-2	
Hebb Network and simple problems Supervised Learning Network – Introduction –Perceptron Networks-Theory, Perceptron learning rule, architecture, flowchart for training Process, Perceptron training algorithm for single output classes, Perceptron training algorithm for Multiple output classes, Perceptron Network Testing Algorithm, Adaptive Linear Neuron- Theory, Delta rule, Architecture, flowchart, Training, Testing algorithm (Adaline), Multiple Adaptive Linear Neurons -Theory, Architecture, Flowchart, Training algorithm.	
Teaching-	Chalk and talk method, PowerPoint Presentation, YouTube videos, Animation of

Learning Process	supervised learning algorithms. Problems on Hebb network RBT Level: L1, L2, L3
Module-3	
Back-Propagation Network - Theory, Architecture, Flowchart for training process, Training Algorithm, Learning Factors of Back-Propagation Network, Testing Algorithm of Back-Propagation Network. Radial Basis Function Network, Time Delay Neural Network, Functional Link Networks. Text 1: 3.5,3.6,3.7,3.8.	
Teaching-Learning Process	Chalk and talk method, Power Point Presentation, YouTube videos Self-study topics: Architecture, Flowchart, Training and Testing algorithm. RBT Level: L1, L2, L3
Module-4	
Associative Memory Network - Introduction, Training algorithm for Pattern association- Hebb Rule. Associative Memory Network - Theory, Architecture, Flowchart, Training algorithm, Testing Algorithm, Heteroassociative Memory Network- Theory, architecture, Testing algorithm, Hopfield Networks - Discrete Hopfield Network - architecture, Training algorithm, Testing algorithm of Discrete Hopfield Network. Text 1: 4.1,4.2,4.3,4.4,4.6.	
Teaching-Learning Process	Chalk and talk method, Power Point Presentation, YouTube videos Self-study topics: Architecture, Flowchart, Training and Testing algorithm. RBT Level: L1, L2, L3
Module-5	
Unsupervised Learning Networks - Introduction, Fixed weight competitive nets - Maxnets, Architecture, Testing/application algorithm of Maxnet. Mexican Hat Net- Architecture, Flowchart, algorithm, Kohonen Self organizing Feature Maps - Theory, architecture. Learning Vector quantization - Theory, Architecture. Text 1: 5.1,5.2-5.2.1,5.2.2,5.3- 5.3.1,5.3.2,5.4- 5.4.1,5.4.2.	
Teaching-Learning Process	Chalk and talk method, Power Point Presentation, YouTube videos Self-study topics: Architecture, Flowchart, Training and Testing algorithm. RBT Level: L1, L2, L3
Course outcome (Course Skill Set) At the end of the course the student will be able to: <ol style="list-style-type: none"> 1. Compare and contrast the biological neural network and ANN. 2. Discuss the ANN for pattern classification. 3. Develop and configure ANN's with different types of functions and learning algorithms. 4. Apply ANN for real world problems. 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour) <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester Two assignments each of 10 Marks <ol style="list-style-type: none"> 4. First assignment at the end of 4th week of the semester 	

5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Book:

S N Sivanandam and S N Deepa, "Principles of Soft Computing", 2nd Edition, Wiley India Pvt. Ltd., 2014.

Reference Book:

Simon Haykin, "Neural Networks: A comprehensive foundation", 2nd Edition, PHI, 1998.

VI Semester

Cryptography			
Course Code	21EC642	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	2:2:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
<p>Course objectives: This course will enable students to:</p> <ul style="list-style-type: none"> • Preparation: To prepare students with fundamental knowledge/ overview in the field of Information Security with knowledge of mathematical concepts required for cryptography. • Core Competence: To equip students with a basic foundation of Cryptography by delivering the basics of symmetric key and public key cryptography and design of pseudo random sequence generation technique 			
<p>Teaching-Learning Process (General Instructions) The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:</p> <ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the different Cryptographic Techniques / Algorithms 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Topics will be introduced in a multiple representation. 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes 10. Give Programming Assignments 			
Module-1			
<p>Basic Concepts of Number Theory and Finite Fields: Divisibility and The Division Algorithm Euclidean algorithm, Modular arithmetic, Groups, Rings and Fields, Finite fields of the form $GF(p)$, Polynomial Arithmetic, Finite Fields of the Form $GF(2^m)$ (Text 1: Chapter 3)</p>			
Teaching-Learning Process	<p>Chalk and Talk, YouTube videos, Flipped Class Technique Programming on implementation of Euclidean algorithm, multiplicative inverse, Finite fields of the form $GF(p)$, construction of finite field over $GF(2^m)$. RBT Level: L1, L2, L3</p>		
Module-2			
<p>Introduction: Computer Security Concepts, A Model for Network Security (Text 1: Chapter 1) Classical Encryption Techniques: Symmetric cipher model, Substitution techniques, Transposition techniques (Text 1: Chapter 1)</p>			
Teaching-Learning Process	<p>Chalk and Talk, YouTube videos, Flipped Class Technique and PPTs. Programming on Substitution and Transposition techniques. Self-study topics: Security Mechanisms, Services and Attacks. RBT Level: L1, L2, L3</p>		
Module-3			

<p>Block Ciphers: Traditional Block Cipher structure, Data encryption standard (DES) (Text 1: Chapter 2: Section 1, 2) The AES Cipher. (Text 1: Chapter 4: Section 2, 3, 4) More on Number Theory: Prime Numbers, Fermat's and Euler's theorem, discrete logarithm. (Text 1: Chapter 7: Section 1, 2, 5)</p>	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Flipped Class Technique and PPTs. Implementation of SDES using programming languages like C++/Python/Java/Scilab. Self-study topics: DES S-Box- Linear and differential attacks RBT Level: L1, L2, L3
Module-4	
<p>ASYMMETRIC CIPHERS: Principles of Public-Key Cryptosystems, The RSA algorithm, Diffie - Hellman Key Exchange, Elliptic Curve Arithmetic, Elliptic Curve Cryptography (Text 1: Chapter 8, Chapter 9: Section 1, 3, 4)</p>	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Flipped Class Technique and PPTs. Implementation of Asymmetric key algorithms using programming languages like C++/Python/Java/Scilab Numerical examples on Elliptic Curve Cryptography RBT Level: L1, L2, L3
Module-5	
<p>Pseudo-Random-Sequence Generators and Stream Ciphers: Linear Congruential Generators, Linear Feedback Shift Registers, Design and analysis of stream ciphers, Stream ciphers using LFSRs, A5, Hughes XPD/KPD, Nanoteq, Rambutan, Additive generators, Gifford, Algorithm M, PKZIP (Text 2: Chapter 16)</p>	
Teaching-Learning Process	Chalk and Talk, YouTube videos, Flipped Class Technique and PPTs. Implementation of simple stream ciphers using programming languages like C++/Python/Java/Scilab. RBT Level: L1, L2, L3
<p>Course outcomes (Course Skill Set) At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Explain traditional cryptographic algorithms of encryption and decryption process. 2. Use symmetric and asymmetric cryptography algorithms to encrypt and decrypt the data. 3. Apply concepts of modern algebra in cryptography algorithms. 4. Design pseudo random sequence generation algorithms for stream cipher systems. 	
<p>Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p>	
<p>Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour)</p> <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester <p>Two assignments each of 10 Marks</p> <ol style="list-style-type: none"> 4. First assignment at the end of 4th week of the semester 5. Second assignment at the end of 9th week of the semester <p>Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 Marks (duration 01 hours)</p> <ol style="list-style-type: none"> 6. At the end of the 13th week of the semester 	

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

1. William Stallings , "Cryptography and Network Security Principles and Practice", Pearson Education Inc., 6th Edition, 2014, ISBN: 978-93-325-1877-3
2. Bruce Schneier, "Applied Cryptography Protocols, Algorithms, and Source code in C", Wiley Publications, 2nd Edition, ISBN: 9971-51-348-X.

Reference Books:

1. Cryptography and Network Security, Behrouz A Forouzan, TMH, 2007.
2. Cryptography and Network Security, Atul Kahate, TMH, 2003.

Web links and Video Lectures (e-Resources)

- <https://nptel.ac.in/courses/106105031>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Programming Assignments / Mini Projects can be given to improve programming skills

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VI Semester

Python Programming			
Course Code	21EC643	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	2:0:2:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • To learn programming using Python • Develop application using Python 			
Teaching-Learning Process (General Instructions)			
The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:			
<ol style="list-style-type: none"> 1. In addition to the traditional lecture method, different types of innovative teaching methods may be adopted so that the delivered lessons shall develop student's theoretical and programming skills. 2. State the need for learning Programming with real-life examples. 3. Support and guide the students for self-study. 4. You will also be responsible for assigning homework, grading assignments and quizzes, and documenting students' progress 5. Encourage the students for group learning to improve their creative and analytical skills. 6. Show short, related video lectures in the following ways: <ul style="list-style-type: none"> • As an introduction to new topics (pre-lecture activity). • As a revision of topics (post-lecture activity). • As additional examples (post-lecture activity). • As an additional material of challenging topics (pre-and post-lecture activity). • As a model solution of some exercises (post-lecture activity). 			
Module-1			
Python Basics, Python language features, History , Entering Expressions into the Interactive Shell, The Integer, Floating-Point, and String Data Types, String Concatenation and Replication, Storing Values in Variables, Your First Program, Dissecting Your Program, Flow control, Boolean Values, Comparison Operators, Boolean Operators, Mixing Boolean and Comparison Operators, Elements of Flow Control, Program Execution, Flow Control Statements, Importing Modules, Ending a Program Early with sys.exit(), Functions, def Statements with Parameters, Return Values and return Statements, The None Value, Keyword Arguments and print(), Local and Global Scope, The global Statement, Exception Handling, A Short Program: Guess the Number Textbook 1: Chapters 1 – 3			
Teaching-Learning Process	Chalk and talk method, Simulation of modulation techniques RBT Level: L1, L2, L3		
Module-2			
Data Structures: Lists: The List Data Type, Working with Lists Strings: Manipulating Strings, Working with Strings, Useful String Methods Tuples and Dictionaries, basics Using Data Structures to Model Real-World Things, Manipulating Strings. Textbook 1: Chapters 4 – 6			
Teaching-Learning Process	Chalk and talk method/Power point presentation RBT Level: L1, L2, L3		

Module-3	
<p>Pattern Matching with Regular Expressions, Finding Patterns of Text Without Regular Expressions, Finding Patterns of Text with Regular Expressions, More Pattern Matching with Regular Expressions,, The findall() Method, Character Classes, Making Your Own Character Classes, The Caret and Dollar Sign Characters, The Wildcard Character, Review of Regex Symbols.</p> <p>Reading and Writing Files, Files and File Paths, The os.path Module, The File Reading/Writing Process, Saving Variables with the shelve Module, Saving Variables with the pprint. pformat() Function Textbook 1: Chapters 7, 8</p>	
Teaching-Learning Process	Chalk and talk method / PowerPoint Presentation RBT Level: L1, L2, L3
Module-4	
<p>Classes and objects: Programmer-defined types, Attributes, Rectangles, Instances as return values, Objects are mutable, Copying, Classes and functions: Time, Pure functions, Modifiers, Prototyping versus planning, Classes and methods: Object-oriented features, Printing objects, Another example, The init method, The __str__ method, Operator overloading, Type-based dispatch, Polymorphism. Textbook 2: Textbook 2: Chapters 15 – 18</p>	
Teaching-Learning Process	Chalk and talk method / PowerPoint Presentation RBT Level: L1, L2, L3
Module-5	
<p>HTTP, The World's simplest Web Browser, Retrieving an image over HTTP, Retrieving web pages with urllib, Parsing html and scraping the web, Parsing HTML using RE, BeautifulSoup, Reading binary files using urllib, XML, Parsing XML, Looping through nodes, JSON, Parsing JSON, API, geocoding Web Service, Security & API usage, What is database?, Database Concepts, Database Browser, Creating a database table, SQL, Spidering Twitter, Basic data modeling, Programming with multiple tables, Three kinds of Keys, JOIN Text book : Chapter 2, 13, 15</p>	
Teaching-Learning Process	Chalk and talk method/Power point presentation RBT Level: L1, L2, L3
<p>Course outcomes (Course Skill Set) At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. To acquire programming skills in Python 2. To demonstrate data structure representation using Python 3. To develop the skill of pattern matching and files in Python 4. To acquire Object Oriented Skills in Python 5. To develop the ability to write database applications in Python 	
<p>Assessment Details (both CIE and SEE) The weightage of Continuous 5 End Examination) taken together.</p> <p>Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour)</p> <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester <p>Two assignments each of 10 Marks</p> <ol style="list-style-type: none"> 4. First assignment at the end of 4th week of the semester 5. Second assignment at the end of 9th week of the semester <p>Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 Marks (duration 01 hours)</p>	

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

1. Al Sweigart, "Automate the Boring Stuff with Python", 1st Edition, No Starch Press, 2015. (Available under CC-BY-NC-SA license at <https://automatetheboringstuff.com/>) (Chapters 1 to 8)
2. Allen B Downey, "Think Python: How to Think Like a Computer Scientist", 2nd Edition, Green Tea Press, 2015. (Available under CC-BY-NC license at <http://greenteapress.com/thinkpython2/thinkpython2.pdf>) (Chapters 15 - 18) (Download pdf/html files from the above links)
3. Charles R. Severance, "Python for Everybody: Exploring Data Using Python 3", 1st, Create Space Independent Publishing Platform, 2016

Web links and Video Lectures (e-Resources)

- <https://www.youtube.com/watch?v=xQNeOTRyig>
- <https://www.youtube.com/watch?v=kqtD5dpm9C8>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Write a program to generate Fibonacci series
- Write a program to find factorial of a number using function.
- Write a menu driven program to implement stack using Lists
- Create a DB using dictionaries containing key as USN and related fields containing Name, gender, Marks1, Marks2 & Marks3 of students. Implement the following functions to perform i) Update Name/gender/marks ii) search for usn and display the relevant fields iii) delete based on search for name iv)generate the report with avg marks more than 70%
- Write a program to implement search and replace multiple occurrences of a given substring in the main string in a list.
- Write a function called most_frequent that takes a string and prints the letters in decreasing order of frequency.
- Write a program that reads a file, display the contents, builds a histogram of the words in the file and print most common words in the file.
- Write a program that searches a directory and all of its subdirectories, recursively, and returns a list of complete paths for all files with a given suffix.

- Write python code to extract From: and To: Email Addresses from the given text file using regular expressions. <https://www.py4e.com/code3/mbox.txt>.
- Consider the sentence *“From rjlowe@iupui.edu Fri Jan 4 14:50:18 2008”*, Write python code to extract email address and time of the day from the given sentence
- Write a program to read, display and count number of sentences of the given file.
- Write a program that gets the current date and prints the day of the week.
- Write a function called print_time that takes two Time objects and prints total time it in the form hour:minute:second.
- Write a program that takes a birthday as input and prints the user’s age and the number of days, hours, minutes and seconds until their next birthday.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VI Semester

Micro Electro Mechanical Systems			
Course Code	21EC644	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3: 0 :0 : 1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • Preparation: To prepare students with fundamental knowledge/ overview in the field of Micro Electro Mechanical Systems. • Core Competence: To equip students with a basic foundation in electronic engineering, mechanical engineering, electrical engineering, chemistry, physics and mathematics fundamentals required for comprehending the operation and application of MEMS circuits, design. • Professionalism & Learning Environment: To inculcate in students an ethical and professional attitude by providing an academic environment inclusive of effective communication, teamwork, ability to relate engineering issues to a broader social context, and life-long learning needed for a successful professional career. 			
Teaching-Learning Process (General Instructions)			
These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.			
<ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes 2. Show Video/animation films to explain the functioning of various 3. Encourage collaborative (Group) Learning in the class to promote critical thinking 4. Topics for seminars on several MEMS related topics and their applications 5. Encourage the students to take up mini projects and main projects 6. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
Overview of MEMS and Microsystems: MEMS and Microsystem, Typical MEMS and Microsystems Products, Evolution of Microfabrication, Microsystems and Microelectronics, Multidisciplinary Nature of Microsystems, Miniaturization. Applications and Markets.			
Text1: 1.1, 1.2, 1.3, 1.4, 1.5, 1.6, 1.7, 1.8, 1.9			
Teaching-Learning Process	Chalk and talk method, Animation of MEMS products and applications RBT Level: L1, L2, L3		
Module-2			
Working Principles of Microsystems: Introduction, Microsensors, Micro actuation, MEMS with Micro actuators, Micro accelerometers, Microfluidics. Text1: 2.1,2.2, 2.3, 2.4, 2.5, 2.6			
Engineering Science for Microsystems Design and Fabrication: Introduction, Atomic Structure of Matter, Ions and Ionization Molecular Theory of Matter and Intermolecular Forces, Plasma Physics, Electrochemistry. Text1: 3.1, 3.2, 3.3, 3.4, 3.7, 3.8			
Teaching-Learning Process	PowerPoint Presentation, YouTube videos, Animations of MEMS Micro sensors, Micro actuators, Micro accelerometers and Microfluidics, molecules, Ions and matter RBT Level: L1, L2, L3		

Module-3	
Engineering Mechanics for Microsystems Design: Introduction, Static Bending of Thin Plates, Mechanical Vibration, Thermo mechanics, Fracture Mechanics, Thin Film Mechanics, Overview on Finite Element Stress Analysis. Text1: 4.1,4.2,4.3,4.4,4.5,4.6,4.7	
Teaching-Learning Process	Chalk and talk method, Power Point Presentations and supporting YouTube Videos Solve numericals related to Thin Plates, and Vibration. Self study topics: solve numericals related to other topics RBT Level: L1, L2, L3
Module-4	
Scaling Laws in Miniaturization: Introduction, Scaling in Geometry, Scaling in Rigid-Body Dynamics, Scaling in Electrostatic Forces, Scaling in Electromagnetic Forces, Scaling in Electricity, Scaling in Fluid Mechanics, Scaling in Heat Transfer. Text1: 6.1, 6.2,6.3,6.4,6.5,6.6,6.7,6.8	
Teaching-Learning Process	Chalk and Talk Method, You Tube Videos, Solve numericals related to scaling in Geometry Self study topics: solve numericals of other topics RBT Level: L1, L2, L3
Module-5	
Overview of Micromanufacturing: Introduction, Bulk Micromanufacturing, Surface Micromachining, The LIGA Process, Summary on Micromanufacturing. Text1: 9.1,9.2,9.3,9.4,9.5 Microsystem Packaging: Introduction, Overview of Mechanical Packaging of Microelectronics, Microsystem Packaging. Text1: 11.1,11.2, 11.3	
Teaching-Learning Process	Power Point Presentation, YouTube videos, Animation of MEMS micromanufacturing Supporting animation videos on packaging RBT Level: L1, L2, L3
Course outcomes (Course Skill Set) At the end of the course the student will be able to:	
<ol style="list-style-type: none"> 1. Appreciate the technologies related to Micro Electro Mechanical Systems. 2. Understand design and fabrication processes involved with MEMS devices. 3. Analyse the MEMS devices and develop suitable mathematical models 4. Know various application areas for MEMS device. 	
Assessment Details (both CIE and SEE)	
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.	
Continuous Internal Evaluation:	
Three Unit Tests each of 20 Marks (duration 01 hour)	
<ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester 	
Two assignments each of 10 Marks	
<ol style="list-style-type: none"> 4. First assignment at the end of 4th week of the semester 5. Second assignment at the end of 9th week of the semester 	
Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 Marks (duration 01 hours)	
<ol style="list-style-type: none"> 6. At the end of the 13th week of the semester 	
The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks	

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Book:

Tai-Ran Hsu, MEMS and Micro systems: Design and Manufacture, 1st Ed, Tata Mc Graw Hill.

Reference Books:

1. **Hans H Gatzert, Volker Saile, JurgLeuthold**, Micro and Nano Fabrication: Tools and Processes, Springer, 2015.
2. **Dilip Kumar Bhattacharya, Brajesh Kumar Kaushik**, Microelectromechanical Systems (MEMS), Cengage Learning.
3. **Chang Liu**, Foundations of MEMS, Pearson Ed.

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Develop mini projects and Final year projects using MEMS components to address the real world problems

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

Advanced VLSI			
Course Code	21EC71	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • Learn overview of VLSI design flow • Emphasise on Back end VLSI design flow • Learn basics of verification with reference to System Verilog 			
Teaching-Learning Process (General Instructions)			
<p>The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:</p> <ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various techniques. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Topics will be introduced in multiple representations. 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
<p>Introduction to ASICs: Full custom, Semi-custom and Programmable ASICs, ASIC Design flow, ASIC cell libraries. CMOS Logic: Data path Logic Cells: Data Path Elements, Adders: Carry skip, Carry bypass, Carry save, Carry select, Conditional sum, Multiplier (Booth encoding), Data path Operators, I/O cells, Cell Compilers. Text Book 1</p>			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		
Module-2			
<p>Floor planning and placement: Goals and objectives, Measurement of delay in Floor planning, Floor planning tools, Channel definition, I/O and Power planning and Clock planning. Placement: Goals and Objectives, Min-cut Placement algorithm, Iterative Placement Improvement, Time driven placement methods, Physical Design Flow.</p> <p>Routing: Global Routing: Goals and objectives, Global Routing Methods, Global routing between blocks, Back annotation. Text Book 1</p>			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		

Module-3	
<p>Verification Guidelines: The verification process, basic test bench functionality, directed testing, methodology basics, constrained random stimulus, randomization, functional coverage, test bench components, layered testbench.</p> <p>Data Types: Built in Data types, fixed and dynamic arrays, Queues, associative arrays, linked lists, array methods, choosing a type, creating new types with type def, creating user defined structures, type conversion, Enumerated types, constants and strings, Expression width. Text Book 2</p>	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-4	
<p>Procedural Statements and Routines: Procedural statements, Tasks, Functions and void functions, Task and function overview, Routine arguments, returning from a routine, Local data storage, time values.</p> <p>Connecting the test bench and design: Separating the test bench and design, The interface construct, Stimulus timing, Interface driving and sampling, System Verilog assertions. Text Book 2</p>	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-5	
<p>Randomization: Introduction, What to randomize? , Randomization in System Verilog, Random number functions, Common randomization problems, Random Number Generators.</p> <p>Functional Coverage: Coverage types, Coverage strategies, Simple coverage example, Anatomy of Cover group and Triggering a Cover group, Data sampling, Cross coverage, Generic Cover groups, Coverage options, Analyzing coverage data, measuring coverage statistics during simulation. Text Book 2</p>	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
<p>Course outcomes (Course Skill Set) At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Understand VLSI design flow 2. Describe the concepts of ASIC design methodology 3. Create floor plan including partition and routing with the use of CAD algorithms 4. Will have better insights into VLSI back-end design flow 5. Learn verification basics and System Verilog 	
<p>Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p>Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour)</p> <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester <p>Two assignments each of 10 Marks</p> <ol style="list-style-type: none"> 4. First assignment at the end of 4th week of the semester 5. Second assignment at the end of 9th week of the semester 	

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

1. Michael John Sebastian Smith, Application - Specific Integrated Circuits, Addison-Wesley Professional, 2005.
2. Chris Spear, System Verilog for Verification - A guide to learning the Test bench language features, Springer Publications, Second Edition, 2010.

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Use EDA tool to design basic Analog blocks like amplifiers and 4-bit RAM
- Prepare a white paper on ASIC design flow referring to literatures of Cadence and Synopsys EDA tools
- Mini project using System Verilog

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

Optical & Wireless Communication			
Course Code	21EC72	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	2:0:0:1	SEE Marks	50
Total Hours of Pedagogy	30	Total Marks	100
Credits	2	Exam Hours	3
Non-MCQ pattern of CIE and SEE			
<p>Course objectives: This course will enable students to:</p> <ul style="list-style-type: none"> • Learn the basic principle of optical fiber communication with different modes of light propagation. • Understand the transmission characteristics and losses in optical fiber. • Study of optical components and its applications in optical communication networks. • Understand the concepts of propagation over wireless channels from a physics standpoint • Understand the multiple access techniques used in cellular communications standards. • Application of Communication theory both Physical and networking to understand GSM systems that handle mobile telephony. 			
<p>Teaching-Learning Process (General Instructions) The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:</p> <ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various techniques. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Topics will be introduced in multiple representations. 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
<p>Optical Fiber Structures: Optical Fiber Modes and Configurations, Mode theory for circular waveguides, Single mode fibers, Fiber materials. Attenuation and Dispersion: Attenuation, Absorption, Scattering Losses, Bending loss, Signal Dispersion: Modal delay, Group delay, Material dispersion. [Text1 : 3.1, 3.2, 2.3[2.3.1 to 2.3.4], 2.4[2.4.1, 2.4.2],2.5, 2.7].</p>			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		
Module-2			
<p>Optical Sources and detectors: Light Emitting Diode: LED Structures, Light source materials, Quantum efficiency and LED power, Laser Diodes: Modes and threshold conditions, Rate equations, External quantum efficiency, Resonant frequencies, Photodetectors: The pin Photodetector, Avalanche Photodiodes.</p>			

WDM Concepts: Overview of WDM, Isolators and Circulators, Fiber grating filters, Dielectric thin-film filters, Diffraction Gratings. [Text1: 4.2 ,4.3, 6.1, 10.1, 10.3, 10.4, 10.5, 10.7]	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-3	
Mobile Communication Engineering: Wireless Network generations, Basic propagation Mechanisms, Mobile radio Channel. Principles of Cellular Communications: Cellular terminology, Cell structure and Cluster, Frequency reuse concept, Cluster size and system capacity, Frequency Reuse Distance, Cochannel Interference and signal quality. [Text2: 1.4, 2.4, 2.5, 4.1 to 4.4, 4.6, 4.7]	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-4	
Multiple Access Techniques: FDMA, TDMA, CDMA, SDMA, Hybrid Multiple Access Techniques, Multicarrier Multiple Access Schemes. A Basic Cellular System: A basic cellular system connected to PSTN, Parts of basic cellular system, Operation of a cellular system. [Text2: 8.2, 8.3, 8.4.5, 8.5, 8.6, 8.10, 9.2.2, 9.2.3, 9.3]	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-5	
Global System for Mobile (GSM): GSM Network Architecture, GSM signalling protocol architecture, Identifiers used in GSM system, GSM Channels, Frame structure for GSM, GSM Call procedures, GSM hand-off Procedures, GSM Services and features. [Text2: 11.1, 11.2,11.3,11.4, 11.5, 11.8, 11.9, 11.10]	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Course outcomes (Course Skill Set) At the end of the course the student will be able to: <ol style="list-style-type: none"> 1. Classification and characterization of optical fibers with different modes of signal propagation. 2. Describe the constructional features and the characteristics of optical fiber and optical devices used for signal transmission and reception. 3. Understand the essential concepts and principles of mobile radio channel and cellular communication. 4. Describe various multiple access techniques used in wireless communication systems. 5. Describe the GSM architecture and procedures to establish call set up, call progress handling and call tear down in a GSM cellular network. 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together Continuous Internal Evaluation (CIE): CIE will be the same as other core theory courses.	

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination (SEE):

For non-MCQ pattern of CIE and SEE

Continuous Internal Evaluation (CIE):

At the beginning of the semester, the instructor/faculty teaching the course has to announce the methods of CIE for the course.

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5th week of the semester
2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books

1. Gerd Keiser, Optical Fiber Communication, 5th Edition, McGraw Hill Education (India) Private Limited, 2016. ISBN:1-25-900687-5.
2. T L Singal, Wireless Communications, McGraw Hill Education (India) Private Limited, 2016, ISBN:0-07-068178-3.

Reference Books

1. John M Senior, Optical Fiber Communications, Principles and Practice, 3rd Edition, Pearson Education, 2010, ISBN:978-81-317-3266-3
2. Theodore Rappaport, Wireless Communications: Principles and Practice, 2nd Edition, Prentice Hall Communications Engineering and Emerging Technologies Series, 2002, ISBN 0-13-042232-0.
3. Gary Mullet, Introduction to Wireless Telecommunications Systems and Networks, First Edition, Cengage Learning India Pvt Ltd., 2006, ISBN - 13: 978-81-315-0559-5.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

Optical & Satellite Communication			
Course Code	21EC741	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
<p>Course objectives: This course will enable students to:</p> <ul style="list-style-type: none"> • Learn the basic principle of optical fiber communication with different modes of light propagation. • Understand the transmission characteristics and losses in optical fiber. • Study of optical components and its applications in optical communication networks. • Understand the basic principle of satellite orbits and trajectories. • Study of electronic systems associated with a satellite and the earth station. • Study satellite applications focusing various domains services such as remote sensing, weather forecasting and navigation. 			
<p>Teaching-Learning Process (General Instructions)</p> <p>The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:</p> <ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various techniques. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Topics will be introduced in multiple representations. 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
<p>Optical Fiber Structures: Optical Fiber Modes and Configurations, Mode theory for circular waveguides, Single mode fibers, Fiber materials, Photonic Crystal Fibers, Fiber Optic Cables.</p> <p>Attenuation and Dispersion: Attenuation: Absorption, Scattering Losses, Bending loss, Signal Dispersion: Modal delay, Group delay, Material dispersion.</p> <p>[Text1 : 2.3[2.3.1 to 2.3.4], 2.4[2.4.1, 2.4.2],2.5, 2.7,2.8, 2.11, 3.1, 3.2].</p>			
Teaching-Learning Process	<p>Chalk and talk method, Power Point Presentation.</p> <p>Self-study topics: Optical Spectral bands, Basic optical laws and definitions.</p> <p>RBT Level: L1, L2, L3</p>		
Module-2			
<p>Optical Sources and detectors: Light Emitting Diode: LED Structures, Light source materials, Quantum efficiency and LED power, Laser Diodes: Modes and threshold conditions, Rate equations, External quantum efficiency, Resonant frequencies, Photodetectors: The pin Photodetector, Avalanche Photodiodes.</p> <p>WDM Concepts: Overview of WDM, Isolators and Circulators, Fiber grating filters, Dielectric thin-film filters, Diffraction Gratings.</p>			

Optical Amplifiers: Basic Applications and types, Erbium doped fiber amplifiers. [Text1: 4.2 ,4.3, 6.1, 10.1, 10.3, 10.4, 10.5, 10.7, 11.1, 11.3.1,11.3.2]	
Teaching-Learning Process	Chalk and talk method, Power point presentation Self-study topics: Raman Amplifiers. RBT Level: L1, L2, L3
Module-3	
Satellite Orbit and Trajectories: Definition, Basic Principles, Orbital parameters, Injection velocity and satellite trajectory, Types of Satellite orbits. [Text2: 2.1, 2.2, 2.3,2.4,2.5] Satellite In-orbit Operations: Orbital perturbations, Satellite stabilization, Orbital effects on satellite's performance, Eclipses, Look angles: Azimuth angle, Elevation angle. [Text2: 3.3, 3.4, 3.5, 3.6, 3.7]	
Teaching-Learning Process	Chalk and talk method, Power Point Presentation. Self-study topics: Satellite launch sequence. RBT Level: L1, L2, L3
Module-4	
Satellite Hardware: Satellite Subsystems, Power supply subsystem, Attitude and Orbit control, Tracking, Telemetry and command subsystem, Payload. [Text2: 4.1, 4.5, 4.6, 4.7,4.8] Earth Station: Types of earth station, Architecture, Design considerations, Testing, Earth station Hardware, Satellite tracking. [Text2: 8.1, 8.2, 8.3,8.4,8.5,8.6]	
Teaching-Learning Process	Chalk and talk method, Power Point Presentation. Self-study topics: Mechanical structure and propulsion subsystem RBT Level: L1, L2, L3
Module-5	
Communication Satellites: Introduction, Related Applications, Frequency Bands, Payloads, Satellite Vs. Terrestrial Networks, Satellite Television, Satellite Data Communication Services. Applications: Remote Sensing Satellites: Classification, Orbits, payloads. Weather Forecasting Satellites: Overview, Fundamentals, orbits and payload. Global Positioning Satellite System.	
Teaching-Learning Process	Chalk and talk method, Power point presentation Self-study topics: Regional, National and International Satellite systems RBT Level: L1, L2, L3
Course outcomes (Course Skill Set) At the end of the course the student will be able to:	
<ol style="list-style-type: none"> 1. Classification and characterization of optical fibers and devices used for optical communication. 2. Understand the principle of operation of optical devices used for multiplexing and amplification of light. 3. Describe the satellite orbits and its trajectories with the definitions of parameters associated with it. 4. Describe the electronic hardware systems associated with the satellite subsystem and earth station. 5. Understand the functioning of satellites for communication, remote sensing, and weather and navigation applications. 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour)	
<ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 	

2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

1. Gerd Keiser, Optical Fiber Communication, 5th Edition, McGraw Hill Education (India) Private Limited, 2016. ISBN:1-25-900687-5.
2. Anil K Maini, Varsha Agrawal, Satellite Communication, Wiley India Pvt. Ltd., 2015, ISBN: 978-81-265-2071-8.

Reference Books:

1. John M Senior, Optical Fiber Communications, Principles and Practice, 3rd Edition, Pearson Education, 2010, ISBN:978-81-317-3266-3
2. Timothy Pratt, Charles Bostian, Jeremy Allnutt, Satellite Communications, 2nd Edition, Wiley India Pvt. Ltd, 2017, ISBN: 978-81-265-0833-4
3. Dennis Roddy, Satellite Communications, 4th Edition, McGraw- Hill International edition, 2006.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

ARM Embedded Systems			
Course Code	21EC742	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
<p>Course objectives:</p> <p>This course will enable students to:</p> <ul style="list-style-type: none"> • Explain the architectural features and instructions of 32 bit ARM microcontroller • Develop Programs using the various instructions of ARM for different Applications. • Understand the basic hardware components and their selection method based on the characteristics and • Attributes of an embedded system. • Develop the hardware software co-design and firmware design approaches. • Explain the need of real time operating system for embedded system applications. 			
<p>Teaching-Learning Process (General Instructions)</p> <p>The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:</p> <ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various techniques. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 8. Give programming assignments. 			
Module-1			
<p>ARM Embedded System: RISC Design Philosophy, ARM design Philosophy, Embedded System hardware and Embedded System software.</p> <p>ARM Processor Fundamentals: Registers, Current Program Status Registers, Pipeline, Exceptions, Interrupts and the Vector table, Core Extensions, Architecture Revisions, ARM processor families (Text1 : Chapter 1 and Chapter 2)</p>			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		
Module-2			
<p>ARM Instructions: Introduction, Data Processing Instructions, Branch Instructions, Load – Store Instructions Software Instructions, Program Status Register Instructions, Conditional Execution.</p> <p>Thumb Instructions: Thumb register usage, ARM – Thumb Interworking, Other branch Instructions, Data Processing instructions, Single and Multiple Register Load Store Instructions, Stack Instructions, Software Interrupt Instructions. (Text1: Chapter 3 and chapter 4,)</p>			

Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-3	
<p>Embedded System Components: Embedded Vs General computing system, Classification of Embedded systems, Major applications and purpose of ES. Elements of an Embedded System (Block diagram and explanation), Differences between RISC and CISC, Harvard and Princeton, Big and Little Endian formats, Memory (ROM and RAM types), Sensors, Actuators, Optocoupler, Communication Interfaces (I2C, SPI, IrDA, Bluetooth, Wi-Fi, Zigbee only)</p> <p>(Text 2: All the Topics from Ch-1 and Ch-2 (Fig and explanation before 2.1) 2.1.1.6 to 2.1.1.8, 2.2 to 2.2.2.3, 2.3 to 2.3.2, 2.3.3.3, selected topics of 2.4.1 and 2.4.2 only).</p>	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-4	
<p>Embedded System Design Concepts: Characteristics and Quality Attributes of Embedded Systems, Operational and non-operational quality attributes, Embedded Systems-Application and Domain specific, Hardware Software Co-Design and Program Modeling (excluding UML), Embedded firmware design and development (excluding C language).</p> <p>Text 2: Ch-3, Ch-4 (4.1, 4.2.1 and 4.2.2 only), Ch-7 (Sections 7.1, 7.2 only), Ch-9 (Sections 9.1, 9.2, 9.3.1, 9.3.2 only)</p>	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-5	
<p>RTOS and IDE for Embedded System Design: Operating System basics, Types of operating systems, Task, process and threads (Only POSIX Threads with an example program), Thread preemption, Preemptive Task scheduling techniques, Task Communication, Task synchronization issues – Racing and Deadlock, Concept of Binary and counting semaphores (Mutex example without any program), How to choose an RTOS, Integration and testing of Embedded hardware and firmware, Embedded system Development Environment – Block diagram (excluding Keil), Disassembler/decompiler, simulator, emulator and debugging techniques</p> <p>(Text 2: Ch-10 (Sections 10.1, 10.2, 10.3, 10.5.2, 10.7, 10.8.1.1, 10.8.1.2, 10.8.2.2, 10.10 only), Ch-12, Ch-13 (a block diagram before 13.1, 13.3, 13.4, 13.5, 13.6 only)</p>	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
<p>Course outcomes (Course Skill Set) At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Describe the architectural features and instructions of 32 bit microcontroller ARM Cortex M3. 2. Apply the knowledge gained for Programming ARM Cortex M3 for different applications. 3. Understand the basic hardware components and their selection method based on the characteristics and attributes of an embedded system. 4. -design and firmware design approaches. 5. Explain the need of real time operating system for embedded system applications. 	
<p>Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p>	

Continuous Internal Evaluation:

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5th week of the semester
2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:**Text Books:**

1. Andrew N Sloss, "ARM System Developer's guide", Elsevier Publications, 2016
2. Shibu K V, "Introduction to Embedded Systems", Tata McGraw Hill Education Private Limited, 2nd Edition.

Reference Books:

1. James K Peckol, "Embedded systems- A contemporary design tool", John Wiley, 2008.
2. Yifeng Zhu, "Embedded Systems with Arm Cortex-M Microcontrollers in Assembly Language and C", 2nd Ed., Man Press LLC ©, 2015.
3. K V K K Prasad, "Embedded real time systems", Dreamtech publications, 2003.
4. Rajkamal, "Embedded Systems", 2nd Edition, McGraw hill Publications, 2010.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

Basic Digital Image Processing			
Course Code	21EC743	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	2:0:2:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • Understand the fundamentals of digital image processing • Understand the image enhancement techniques in spatial domain used in digital image processing • Understand the frequency domain enhancement techniques in digital image processing • Understand the Color Image Processing in digital image processing • Understand the image restoration techniques and methods used in digital image processing 			
Teaching-Learning Process (General Instructions)			
<p>These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none"> 1. Show Video/animation films to explain the functioning of various image processing concepts. 2. Encourage cooperative (Group) Learning through puzzles, diagrams, coding etc., in the class. 3. Encourage students to ask questions and investigate their own ideas helps improve their problem-solving skills as well as gain a deeper understanding of academic concepts. 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Students are encouraged to do coding based projects to gain knowledge in image processing. 6. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 7. Topics will be introduced in multiple representations. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 9. Arrange visits to nearby PSUs such as CAIR(DRDO), NAL, BEL, ISRO, etc., and small-scale software industries to give industry exposure. 			
Module-1			
<p>Digital Image Fundamentals: What is Digital Image Processing?, Origins of Digital Image Processing, Examples of fields that use DIP, Fundamental Steps in Digital Image Processing, Components of an Image Processing System, Elements of Visual Perception, Image Sensing and Acquisition, Image Sampling and Quantization, Some Basic Relationships Between Pixels. [Text 1: Chapter 1, Chapter 2: Sections 2.1 to 2.5]</p>			
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, Videos on Image processing applications Self-study topics: Arithmetic and Logical operations Practical topics: Problems on Basic Relationships Between Pixels. RBT Level: L1, L2, L3		
Module-2			
<p>Spatial Domain: Some Basic Intensity Transformation Functions, Histogram Processing, Fundamentals of Spatial Filtering, Smoothing Spatial Filters, Sharpening Spatial Filters [Text 1: Chapter 3: Sections 3.2 to 3.6]</p>			

Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos and animations of Intensity Transformation Functions, Histogram Processing, Spatial domain filters. Self-study topics: Point, line and edge detection. Practical topics: Problems on Intensity Transformation Functions, Histogram, Spatial domain filters RBT Level: L1, L2, L3
Module-3	
Frequency Domain: Basics of Filtering in the Frequency Domain, Image Smoothing and Image Sharpening Using Frequency Domain Filters. [Text 1: Chapter 4: Sections 4.7 to 4.9]	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos on frequency domain filtering, Color image processing. Self-study topics: Basic concept of segmentation. Practical topics: Problems on Image smoothing and sharpening RBT Level: L1, L2, L3
Module-4	
Color Image Processing: Color Fundamentals, Color Models, Pseudo-color Image Processing. [Text 1: Chapter 6: Sections 6.1 to 6.3]	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos on Color image processing. Practical topics: Problems on Pseudo-color Image Processing RBT Level: L1, L2, L3
Module-5	
Restoration: A model of the Image Degradation/Restoration Process, Noise models, Restoration in the Presence of Noise Only using Spatial Filtering and Frequency Domain Filtering, Inverse Filtering, Minimum Mean Square Error (Wiener) Filtering. [Text 1: Chapter 5: Sections 5.1, to 5.4.3, 5.7, 5.8]	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos on Noise models, filters and its applications. Self-study topics: Linear position invariant degradation, Estimation of degradation function. RBT Level: L1, L2, L3
Course outcome (Course Skill Set) At the end of the course the student will be able to:	
<ol style="list-style-type: none"> 1. Understand image formation and the role of human visual system plays in perception of gray and color image data. 2. Apply image processing techniques in spatial domains. 3. Apply image processing techniques in frequency (Fourier) domains. 4. Conduct independent study and analysis of Image Enhancement techniques. 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.	
Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour)	
<ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 	

<p>3. Third test at the end of the 15th week of the semester</p> <p>Two assignments each of 10 Marks</p> <p>4. First assignment at the end of 4th week of the semester</p> <p>5. Second assignment at the end of 9th week of the semester</p> <p>Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 Marks (duration 01 hours)</p> <p>6. At the end of the 13th week of the semester</p> <p>The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks</p> <p>(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).</p> <p>CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.</p> <p>Semester End Examination:</p> <p>Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (duration 03 hours)</p> <ol style="list-style-type: none"> 1. The question paper will have ten questions. Each question is set for 20 marks. 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), should have a mix of topics under that module. <p>The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks</p>
<p>Suggested Learning Resources:</p> <p>Text Book:</p> <p>Digital Image Processing- Rafael C Gonzalez and Richard E Woods, PHI, 3rd Edition, 2010.</p> <p>Reference Books:</p> <ol style="list-style-type: none"> 1. Digital Image Processing- S Jayaraman, S Esakkirajan, T Veerakumar, Tata McGraw Hill, 2014. 2. Fundamentals of Digital Image Processing- A K Jain, PHI Learning Private Limited 2014.
<p>Web links and Video Lectures (e-Resources)</p> <ul style="list-style-type: none"> • Image databases, https://imageprocessingplace.com/root_files_V3/image_databases.htm • Student support materials, https://imageprocessingplace.com/root_files_V3/students/students.htm • NPTEL Course, Introduction to Digital Image Processing, https://nptel.ac.in/courses/117105079 • Computer Vision and Image Processing, https://nptel.ac.in/courses/108103174 • Image Processing and Computer Vision – Matlab and Simulink, https://in.mathworks.com/solutions/image-video-processing.html
<p>Activity Based Learning (Suggested Activities in Class)/ Practical Based learning</p> <ul style="list-style-type: none"> • Simulink models for Image processing

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

Basic Digital Signal Processing			
Course Code	21EC744	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
This course will enable students to:			
<ul style="list-style-type: none"> • Preparation: To prepare students with fundamental knowledge/ overview in the field of Signal Processing • Core Competence: To equip students with a basic foundation of Signal Processing by delivering the mathematical description of discrete time signals and systems, classifying signals into different categories based on their properties, analyzing Linear Time Invariant (LTI) systems in time and transform domains, basics of FIR & IIR Filter Design 			
Teaching-Learning Process (General Instructions)			
These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.			
<ol style="list-style-type: none"> 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes. 2. Show Video/animation films to explain the different concepts Digital Signal Processing. 3. Encourage collaborative (Group) Learning in the class. 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking. 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Topics will be introduced in a multiple representation. 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes 10. Give Programming Assignments. 			
Module-1			
Signal Definition, Signal Classification, System definition, System classification, for both continuous time and discrete time, Definition of LTI systems (Chapter1)			
Teaching-Learning Process	Chalk and talk method, YouTube videos, Flipped Class Technique, Programming assignments RBT Level: L1, L2, L3		
Module-2			
Introduction to Fourier Transform, Fourier Series, Relating the Laplace Transform to Fourier Transform, Frequency response of continuous time systems (Chapter3)			
Teaching-Learning Process	Chalk and talk method, YouTube videos, Flipped Class Technique, Programming assignments RBT Level: L1, L2, L3		

Module-3	
Frequency response of ideal analog filters, Salient features of Butterworth filters Design and implementation of Analog Butterworth filters to meet given specifications (Chapter8)	
Teaching-Learning Process	Chalk and talk method, YouTube videos, Flipped Class Technique, Programming assignments RBT Level: L1, L2, L3
Module-4	
Sampling Theorem- Statement and proof, converting the analog signal to a digital signal, Practical sampling, The Discrete Fourier Transform, Properties of DFT, Comparing the frequency response of analog and digital systems (FFT not included) (Chapter 3,4)	
Teaching-Learning Process	Chalk and talk method, YouTube videos, Flipped Class Technique, Programming assignments RBT Level: L1, L2, L3
Module-5	
Definition of FIR and IIR filters, Frequency response of ideal digital filters. Transforming the Analog Butterworth filter to the Digital IIR Filter using BLT to meet given specifications. Design of Low pass / High pass FIR Filters using the Window technique, to meet given specifications, Comparing the designed filter with the desired filter frequency response (Chapter8)	
Teaching-Learning Process	Chalk and talk method, Power point presentation, YouTube videos, Flipped Class Technique, Programming assignments RBT Level: L1, L2, L3
Course outcome (Course Skill Set)	
At the end of the course the student will be able to:	
<ol style="list-style-type: none"> 1. Understand the continuous time and discrete time signals and systems, in time and frequency domain 2. Apply the concepts of signals and systems to obtain the desired parameter/representation 3. Design analog/digital filters to meet given specifications 4. Design and implement the analog filter using components/suitable simulation tools 5. Design and implement the digital filter (FIR/IIR) using suitable simulation tools, and record the input and output of the filter for the given audio signal 	
Assessment Details (both CIE and SEE)	
The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.	
Continuous Internal Evaluation:	
Three Unit Tests each of 20 Marks (duration 01 hour)	
<ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester 	
Two assignments each of 10 Marks	
<ol style="list-style-type: none"> 4. First assignment at the end of 4th week of the semester 5. Second assignment at the end of 9th week of the semester 	
Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 Marks (duration 01 hours)	
<ol style="list-style-type: none"> 6. At the end of the 13th week of the semester 	
The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks	

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom’s taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

1. ‘Signals and Systems’, Simon Haykin and Barry Van Veen, Wiley.
2. “Fundamentals of Digital Signal Processing”, Lonnie C Ludeman, John Wiley and Sons, 1986.

Reference Books:

3. 'Theory and Application of Digital Signal Processing', Rabiner and Gold
4. ‘Signals and Systems’, Schaum’s Outline series
5. ‘Digital Signal Processing’, Schaum’s Outline series

Web links and Video Lectures (e-Resources)

By Prof. S C Dutta Roy, IIT Delhi
<https://nptel.ac.in/courses/117102060>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Programming Assignments / Mini Projects can be given to improve programming skills

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

E-waste Management			
Course Code	21EC745	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • Current Status: According to a report on e-waste presented by the United Nations (UN) in World Economic Forum on January 24, 2019, the waste stream reached 48.5 MT in 2018. With such a large quantity of e-waste being generated each year, the future of e-waste recycling in India looks pretty bright. The E-waste (Management) Rules, 2016, enacted on October 1, 2017, added over 21 products (Schedule-I) under the purview of the rule. • Purview: This course covers an extensive review of e-waste management in India. With a focus on the evolution of legal frameworks in India and the world, it presents impacts and outcomes; challenges and opportunities; and management strategies and practices to deal with e-waste. It also includes a survey of pan-India initiatives and trajectories of law-driven initiatives for effective e-waste management along with responses from industries and producers. • Scope: There is a considerable scope for e-waste recycling in India. It is not only a solution to help mitigate e-waste management issues, but it also helps to generate employment. With the rise in e-waste recycling plants, the demand for employees with all levels of qualification and skills also increases. 			
Teaching-Learning Process (General Instructions)			
These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.			
<ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various techniques. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Topics will be introduced in multiple representations. 7. Discuss how every concept can be applied to the real world - and when that's possible, it helps to improve the students' understanding. 8. Arrange visits to nearby industries to give industry exposure. 			
Module-1			
Sustainable development and e-waste management: Importance of electrical and electronic equipment in a nation's development, and e-waste as toxic companion of digital era, I: Let's understand e-waste, II: E-waste statistics: quantities, collection and recycling, E-waste categories and harmonising statistics, III: An overview on status of e-waste related legislation across the globe; IV: UN initiatives for e-waste management: creating partnerships and achieving Agenda 2030; V: Indian scenario: e-waste generation, collection and recycling.			
Teaching-Learning Process	Chalk and talk method, YouTube videos. RBT Level: L1, L2		
Module-2			
Extended producer responsibility: a mainstay for e-waste management: Evolution of concept of 'extended producer responsibility', EPR applied for waste management and extended for e-waste			

<p>management, EPR: goals, implementation, and challenges for e-waste management, EPR implemented for e-waste management under the existing regulatory frameworks in different countries, Role of a PRO prescribed in regulatory framework, Considerations for successful implementation of EPR, Challenges in implementation of EPR for e-waste management, Impact of EPR, EPR and e-waste management in India.</p> <p>Toxicity and impacts on environment and human health: Toxicity, recycling, and regulations, I: Environmental concerns, II: Human health concerns.</p>	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, More examples relating to applications. RBT Level: L1, L2, L3
Module-3	
<p>Treating e-waste, resource efficiency, and circular economy: Safe environment, resource use, and circular economy, Circular economy: recycling, resource recovery, and resource efficiency, Potentials of urban mining in circular economy, Recycling and resource efficiency related challenges to the circular economy, Urban mining, recycling, resource use, resource efficiency, and circular economy in India.</p> <p>E-waste management through legislations in India: I: Historical backdrop of regulatory regime for e-waste in India, II: E-waste (management) Rules, 2016 and E-waste (management) Amendment Rules, 2018, III: Analysing performance of EPR and CPCB as regulatory mechanisms, IV: Legal cases and judicial directives.</p>	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation RBT Level: L1, L2, L3
Module-4	
<p>Strategies and initiatives for dealing with e-waste in India: I: Overview of pan-India initiatives for dealing with e-waste during 2000 and 2012, II: Law-driven e-waste management – initiatives by the government, non-government agencies, and judiciary.</p>	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation. RBT Level: L1, L2, L3
Module-5	
<p>Moving towards horizons: I: Legal and judicial domain, II: Economic concerns, III: Environment concerns, IV: Recycling culture/recycling society.</p>	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, More examples relating to applications. RBT Level: L1, L2, L3
<p>Course outcome (Course Skill Set) At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Understand the existing discourse on e-waste and its management, statistics across the world, opportunities, and challenges w.r.t. regulatory framework, SDGs, CE, and LCIA (Life Cycle Impact Assessment) and MFA (Material Flow Analysis), Indian scenario. 2. Describe EPR, a regulatory framework for achieving specified goals across different countries and impacts on environment and human health. 3. Explain themes in the context of resource use and sustainable development. Urban mining, informal sector operations and need for resource use policy, financial support for recycling infrastructure building, etc. in Indian context and also explain to what extent – different aspects of e-waste management have been incorporated in the existing regulatory framework in comparison with international legislatures. 4. Identify and infer pan-Indian initiatives dealing with e-waste management, ranging from building knowledge base through research and social action by different stakeholders to technological and legal advancements, and industrial initiatives. Analyse roadmap for the Agenda 2030. 5. Use opportunities and challenges around four domains: legal and judicial domain; economic concerns; recycling culture/society; and environment concerns. 	

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5th week of the semester
2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:**Text Book:**

Varsha Bhagat Gangulay, 'E-Waste Management', Taylor and Francis, 2022.

Web links and Video Lectures (e-Resources)

- <https://link.springer.com/book/10.1007/978-3-030-14184-4>
- https://rajyasabha.nic.in/rsnew/publication_electronic/E-Waste_in_india.pdf
- <https://greene.gov.in/wp-content/uploads/2018/01/E-waste-Vol-II-E-waste-Management-Manual.pdf>
- <https://nptel.ac.in/courses/105105169>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Groups can be made to conduct a survey on the present scenario of India and top 5 countries facing ewaste management challenges.
- Industry visits to give an exposure of the e waste management process and also business.
- Case studies to develop e-waste management models.
- Survey of few e-waste management companies can be carried out and submit report.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

Advanced Design Tools for VLSI			
Course Code	21EC721	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • Impart knowledge of EDA tools and methodology for FPGA • Learn principles of IP core for FPGA and embedded systems • Infer the concept of machine learning in fabrication and physical design 			
Teaching-Learning Process (General Instructions)			
<p>The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:</p> <ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Arrange visits to nearby PSUs and small-scale communication industries. 3. Show Video/animation films to explain the functioning of various techniques. 4. Encourage collaborative (Group) Learning in the class 5. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 6. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 7. Topics will be introduced in multiple representations. 8. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 9. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
<p>Introduction: Introduction, Prologue, EDA: From Methodologies, Algorithms, Tools to Integrated Circuits and Systems, EDA from Halcyon's Days to the Blooming Paradigm of Chip Industry, Categories of the EDA Tools, Quo Vadis, EDA? The Challenges and Opportunities, Designing the System as SoC Using the Soft IP Cores, Types of IP Cores, Design Issues Pertaining to the Soft IP Cores Text Book1: 1.1 to 1.5, 1.7 to 1.10</p> <p>Development of FPGA Based Network on Chip for Circumventing Spam: Introduction, Conception of the Spam Mail, FPGA Based Network on Chip for Circumventing Spam, Tools Infrastructure and Design Flow, Introducing Hardware-Software Co-design, Hardware Software Co-design, Framework Proposed in the Present Case Study, Description of System at Higher Level, Resolving the System a Step Down, System Design, Development of Soft IP Core of Bloom Filter, Presenting System Design of Purely Software Modules, Integrating of the Hardware-Software Modules Using EDK Text Book1: 2.1 to 2.13</p>			
Teaching-Learning Process	Chalk and talk method, , PowerPoint Presentation, YouTube videos RBT Level: L1, L2, L3		
Module-2			
<p>Analog Front End and FPGA Based Soft IP Core for ECG Logger: Prior Art, The Very Rationale of the System, Analog Front End of the Setup, VHDL Implementation of the ECG Soft IP Core, ModelSim Simulation Results, Synthesis Results Using Mentor Graphics Tool, Monitoring the ECG Using MODEM</p>			

Based Setup, ECG Signal Reconstruction Mechanism at the Hospital End, VHDL Listing for Driving the Analog Demultiplexer and Serial DAC from Spartan-3E FPGA, Discussion Regarding the VHDL Implementation, ModelSim Simulation Results, Synthesis Results Using Mentor Graphics Tool: Leonardo Spectrum. Text Book1: 3.1 to 3.12	
Teaching-Learning Process	Chalk and talk method/Power point presentation RBT Level: L1, L2, L3
Module-3	
FPGA Based Multifunction Interface for Embedded Applications: Introduction, Universal FPGA Based Interface for High End Embedded Applications, Soft IP Core for the LCD Interface, Soft IP Core for the DAC Interface, Handel C Listing of the Soft IP Core for the DAC Interface, Soft IP Core for the Linear Tech LTC6912-1 Dual Amp, Soft IP Core for the ADC Interface, Soft IP Core for the VGA Interface, Soft IP Core for the Keyboard Interface, Triangular Wave Generator Using DAC Text Book1: 4.1 - 4.10	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-4	
Machine Learning for Compact Lithographic Process Models: Introduction, The Lithographic Patterning Process, Machine Learning of Compact Process Models, Neural Network Compact Patterning Models. Text Book2: 2.1 to 2.4	
Machine Learning for Mask Synthesis: Introduction, Machine Learning-Guided OPC, Machine Learning-Guided EPC. Text Book2: 3.1 to 3.4	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-5	
Machine Learning in Physical Verification, Mask Synthesis, and Physical Design: Introduction, Machine Learning in Physical Verification, Machine Learning in Mask Synthesis, Machine Learning in Physical Design. Text Book2: 4.1 to 4.4	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Course outcome (Course Skill Set) At the end of the course the student will be able to: <ol style="list-style-type: none"> 1. Demonstrate the EDA methodologies and Tools for FPGA based NoC 2. Interpretation of soft core for ECG logger 3. Interfacing of DAC for embedded Application 4. Interpretation of Machine Learning for fabrication 5. Interpretation of ML in physical design 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.	
Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour) <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 	

2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

1. Rajanish K Kamat, Santosh A Shinde, Pawan K Gaikwad, Hansraj Guhilot, 'Harnessing VLSI System Design with EDA Tools', Springer, 2012.
2. Ibrahim (Abe) M Elfadel, Duane S Boning, Xin Li, 'Machine Learning in VLSI Computer-Aided Design', Springer, 2011.

Web links and Video Lectures (e-Resources)

- <https://www.digimat.in/nptel/courses/video/117101004/L01.html>
- https://www.youtube.com/watch?v=zC5b5_7oRkK

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

Digital Image Processing			
Course Code	21EC722	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • Understand the fundamentals of digital image processing. • Understand the image transform used in digital image processing. • Understand the image enhancement techniques in spatial domain used in digital image processing. • Understand the Color Image Processing and frequency domain enhancement techniques in digital image processing. • Understand the image restoration techniques and methods used in digital image processing. 			
Teaching-Learning Process (General Instructions)			
<p>These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none"> 1. Show Video/animation films to explain the functioning of various image processing concepts. 2. Encourage cooperative (Group) Learning through puzzles, diagrams, coding etc., in the class. 3. Encourage students to ask questions and investigate their own ideas helps improve their problem-solving skills as well as gain a deeper understanding of academic concepts. 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Students are encouraged to do coding based projects to gain knowledge in image processing. 6. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 7. Topics will be introduced in multiple representations. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding 9. Arrange visits to nearby PSUs such as CAIR (DRDO), NAL, BEL, ISRO, etc., and small-scale software industries to give industry exposure. 			
Module-1			
<p>Digital Image Fundamentals: What is Digital Image Processing?, Origins of Digital Image Processing, Examples of fields that use DIP, Fundamental Steps in Digital Image Processing, Components of an Image Processing System, Elements of Visual Perception, Image Sensing and Acquisition, Image Sampling and Quantization, Some Basic Relationships Between Pixels. [Text 1: Chapter 1, Chapter 2: Sections 2.1 to 2.5]</p>			
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos, Videos on Image processing applications Self-study topics: Arithmetic and Logical operations Practical topics: Problems on Basic Relationships Between Pixels. RBT Level: L1, L2, L3		

Module-2	
<p>Image Transforms: Introduction, Two-Dimensional Orthogonal and Unitary Transforms, Properties of Unitary Transforms, Two-Dimensional DFT, cosine Transform, Haar Transform. Text 2: Chapter 5: Sections 5.1 to 5.3, 5.5, 5.6, 5.9]</p>	
Teaching-Learning Process	<p>Chalk and talk method, PowerPoint Presentation, YouTube videos of various transformation techniques and related applications. Self-study topics: Sine transforms, Hadamard transforms, KL transform, Slant transform. Practical topics: Problems on DFT and DCT RBT Level: L1, L2, L3</p>
Module-3	
<p>Spatial Domain: Some Basic Intensity Transformation Functions, Histogram Processing, Fundamentals of Spatial Filtering, Smoothing Spatial Filters, Sharpening Spatial Filters [Text: Chapter 3: Sections 3.2 to 3.6]</p>	
Teaching-Learning Process	<p>Chalk and talk method, PowerPoint Presentation, YouTube videos and animations of Intensity Transformation Functions, Histogram Processing, Spatial domain filters. Self-study topics: Point, line and edge detection. Practical topics: Problems on Intensity Transformation Functions, Histogram, Spatial domain filters RBT Level: L1, L2, L3</p>
Module-4	
<p>Frequency Domain: Basics of Filtering in the Frequency Domain, Image Smoothing and Image Sharpening Using Frequency Domain Filters. Color Image Processing: Color Fundamentals, Color Models, Pseudo-color Image Processing. [Text 1: Chapter 4: Sections 4.7 to 4.9 and Chapter 6: Sections 6.1 to 6.3]</p>	
Teaching-Learning Process	<p>Chalk and talk method, PowerPoint Presentation, YouTube videos on frequency domain filtering, Color image processing. Self-study topics: Basic concept of segmentation. Practical topics: Problems on Pseudo-color Image Processing RBT Level: L1, L2, L3</p>
Module-5	
<p>Restoration: A model of the Image Degradation/Restoration Process, Noise models, Restoration in the Presence of Noise Only using Spatial Filtering and Frequency Domain Filtering, Inverse Filtering, Minimum Mean Square Error (Wiener) Filtering. [Text 1: Chapter 5: Sections 5.1, to 5.4.3, 5.7, 5.8]</p>	
Teaching-Learning Process	<p>Chalk and talk method, PowerPoint Presentation, YouTube videos on Noise models, filters and its applications. Self-study topics: Linear position invariant degradation, Estimation of degradation function. RBT Level: L1, L2, L3</p>
<p>Course outcomes (Course Skill Set) At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Understand image formation and the role of human visual system plays in perception of gray and color image data. 2. Compute various transforms on digital images. 3. Conduct independent study and analysis of Image Enhancement techniques. 4. Apply image processing techniques in frequency (Fourier) domain. 5. Design image restoration techniques. 	

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5th week of the semester
2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:**Text Books:**

1. Digital Image Processing- Rafael C Gonzalez and Richard E Woods, PHI, 3rd Edition 2010.
2. Fundamentals of Digital Image Processing- A K Jain, PHI Learning Private Limited 2014.

Reference Book:

Digital Image Processing- S Jayaraman, S Esakkirajan, T Veerakumar, Tata McGraw Hill, 2014.

Web links and Video Lectures (e-Resources)

- Image databases, https://imageprocessingplace.com/root_files_V3/image_databases.htm
- Student support materials, https://imageprocessingplace.com/root_files_V3/students/students.htm
- NPTEL Course, Introduction to Digital Image Processing, <https://nptel.ac.in/courses/117105079>
- Computer Vision and Image Processing, <https://nptel.ac.in/courses/108103174>
- Image Processing and Computer Vision – Matlab and Simulink, <https://in.mathworks.com/solutions/image-video-processing.html>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Verilog /VHDL coding for Image manipulation.
- Simulink models for Image processing.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

DSP Algorithms & Architecture			
Course Code	21EC723	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
This course will enable the students to			
<ul style="list-style-type: none"> • Understand the concepts of digital signal processing techniques. • Understand the computational building blocks of DSP processors and its speed issues. • Understand the various addressing modes, peripherals, interrupts and pipelining structure of the TMS320C54xx processor. • Learn how to interface the external devices to the TMS320C54xx processor in various modes. • Understand DSP algorithms and applications with their implementation using TMS320C54xx processor. 			
Teaching-Learning Process (General Instructions)			
The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:			
<ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various techniques. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Topics will be introduced in multiple representations. 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
Introduction to Digital Signal Processing: Introduction, A Digital Signal – Processing system, Major features of programmable Digital signal processors, The Sampling Process, Discrete Time Sequences, Discrete Fourier Transform (DFT) and Fast Fourier Transform (FFT), Linear Time-Invariant Systems, Digital Filters, Decimation and Interpolation. Section 1.3, 2.1 to 2.8 of Text 1			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		
Module-2			
Architectures for Programmable Digital Signal Processing Devices: Introduction, Basic Architectural Features, DSP Computational Building Blocks, Bus Architecture and Memory, Data Addressing Capabilities, Address Generation Unit, Programmability and Program Execution, Speed Issues, Features for External Interfacing. Section 4.1 to 4.9 of Text 1			
Teaching-Learning	Chalk and talk method, Power point presentation		

Process	RBT Level: L1, L2, L3
Module-3	
<p>Programmable Digital Signal Processors: Introduction, Commercial Digital Signal-processing Devices, Data Addressing Modes of TMS320C54XX, Memory Space of TMS320C54xx Processors, Program Control. Detail Study of TMS320C54X & 54xx Instructions and Programming, On – Chip Peripherals, Interrupts of TMS320C54XX Processors, Pipeline Operation of TMS320C54xx Processor. Section 5.1 to 5.10 of Text 1</p>	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-4	
<p>Implementation of Basic DSP Algorithms: Introduction, The Q – notation, FIR Filters, IIR Filters, Interpolation and Decimation Filters (one example in each case). Implementation of FFT Algorithms: Introduction, An FFT Algorithm for DFT Computation, Overflow and Scaling, Bit – Reversed Index. Generation & Implementation on the TMS320C54xx. Section 7.1 to 7.6 and 8.1 to 8.6 of Text 1</p>	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-5	
<p>Interfacing Memory and Parallel I/O Peripherals to Programmable DSP Devices: Introduction, Memory Space Organization, External Bus Interfacing Signals. Memory Interface, Parallel I/O Interface, Programmed I/O, Interrupts and I/O Direct Memory Access (DMA). Interfacing and Applications of DSP Processors: Introduction, Synchronous Serial Interface, A CODEC Interface Circuit, DSP Based Bio-telemetry Receiver, A Speech Processing System, An Image Processing System. Section 9.1 to 9.8, 10.1 to 10.5 and 11.1 to 11.5 of Text 1</p>	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
<p>Course outcome (Course Skill Set) At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Comprehend the knowledge & concepts of digital signal processing techniques. 2. Apply knowledge of various types of addressing modes, interrupts, peripherals and pipelining structure of TMS320C54xx processor. 3. Develop assembly language programs to implement FIR, IIR filters and FFT algorithms. 4. Build the Applications on Programmable DSP devices. 	
<p>Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p>Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour)</p> <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester <p>Two assignments each of 10 Marks</p> <ol style="list-style-type: none"> 4. First assignment at the end of 4th week of the semester 5. Second assignment at the end of 9th week of the semester <p>Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20</p>	

Marks (duration 01 hours)

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Book:

"Digital Signal Processing", Avatar Singh and S Srinivasan, Thomson Learning, 2004

Reference Books:

1. "Digital Signal Processing: A practical approach", Ifeachor E C, Jervis B. W Pearson-Education, PHI, 2002.
2. "Digital Signal Processors", B Venkataramani and M Bhaskar, TMH, 2nd Ed., 2010
3. "Architectures for Digital Signal Processing", Peter Pirsch, John Wiley.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

Biomedical Signal Processing			
Course Code	21EC724	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
This course will enable students to:			
<ul style="list-style-type: none"> • Possess the basic mathematical, scientific and computational skills necessary to analyse ECG and EEG signals. • Apply classical and modern filtering and compression techniques for ECG and EEG signals. • Develop a thorough understanding on basics of ECG and EEG feature extraction. 			
Teaching-Learning Process (General Instructions)			
The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:			
<ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various techniques. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
Introduction to Biomedical Signals: The nature of Biomedical Signals, Examples of Biomedical Signals, Objectives of Biomedical Signal analysis, Difficulties in Biomedical Signal analysis. (Text-1: 1.1, 1.2, 1.3, 1.4)			
Electrocardiography: Techniques used in electrocardiography, ECG Electrodes, the cardiac equivalent generator, genesis of the ECG, the standard and augmented limb leads, 12 lead ECG, the vectorcardiogram, ECG signal characteristics. (Text-2: 2.1, 2.1.1, 2.1.2, 2.1.3, 2.1.4, 2.1.5, 2.2.1, 2.2.2, 2.3)			
Signal Conversion: Simple signal conversion systems, Conversion requirements for biomedical signals, Signal converter characteristics, D to A converters, A to D converters, Sample and Hold circuit, Analog Multiplexer, Amplifiers (Text-2: 3.2, 3.3, 3.4.1, 3.4.2, 3.4.3, 3.4.4, 3.4.5, 3.4.6).			
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos RBT Level: L1, L2, L3		
Module-2			
Signal Averaging: Basics of signal averaging, Signal averaging as a digital filter, a typical averager, Software for signal averaging, Limitations of signal averaging. (Text-2: 9.1, 9.2, 9.3, 9.4, 9.5).			
Adaptive Filters: Principal noise canceller model, 60-Hz adaptive cancelling using a sine wave model, Applications: Maternal ECG in fetal ECG, Cardiogenic artifact, detection of ventricular fibrillation and tachycardia. (Text-2: 8.1, 8.2, 8.3.1, 8.3.2, 8.3.3).			
Teaching-Learning	Chalk and talk method, PowerPoint Presentation, YouTube videos		

Process	RBT Level: L1, L2, L3
Module-3	
<p>Data Reduction Techniques: Introduction, Turning point algorithm, AZTEC algorithm, Fano algorithm, Huffman coding: Static coding, Modified coding, Adaptive coding, Residual differencing, Runlength coding. (Text-2: 10.1, 10.2, 10.3, 10.4.1, 10.4.2, 10.4.3, 10.4.4, 10.4.5).</p> <p>Time and Frequency domain techniques: The Fourier transform for a discrete nonperiodic and periodic signals, the Fast Fourier transform, Correlation in time domain and in frequency domain, Convolution in time domain and in frequency domain, Power spectrum estimation: Parseval's theorem (Text-2: 11.1.1, 11.1.2, 11.1.3, 11.2.1, 11.2.2, 11.2.3, 11.3.1, 11.3.2, 11.3.3, 11.4.1)</p>	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos RBT Level: L1, L2, L3
Module-4	
<p>ECG QRS detection: Power spectrum of the ECG, Bandpass filtering techniques, Differentiation techniques, Template matching techniques: Template cross correlation, template subtraction, automata based template matching, a QRS detection algorithm.</p> <p>ECG Analysis Systems: Interpretation of the 12 lead ECG, ST segment analyzer, Portable arrhythmia monitor: Holter recording, software and hardware design, arrhythmia analysis (Text -2)</p>	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, YouTube videos RBT Level: L1, L2, L3
Module-5	
<p>Neurological signal processing: The brain and its potentials, origin of brain waves, the EEG signal and its characteristics, EEG analysis, Linear prediction theory, The Autoregressive method, Recursive estimation of AR parameters, Spectral error measure. (Text-3: 4.1, 4.2, 4.3 4.4, 4.5, 4.6, 4.7, 4.8)</p> <p>Event detection and waveform analysis: EEG rhythms, waves and transients, Detection of EEG rhythms, Template matching for EEG spike and wave detection, the matched filter (Text-1: 4.2.4, 4.4.1, 4.4.2, 4.6)</p>	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
<p>Course outcome (Course Skill Set) At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Describe the origin, properties and suitable models of important biological signals such as ECG and EEG. 2. Know the basic signal processing techniques in analysing biological signals. 3. Acquire mathematical and computational skills relevant to the field of biomedical signal processing. 4. Describe the basics of ECG signal compression algorithms. 5. Know the complexity of various biological phenomena. 	
<p>Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p>Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour)</p> <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 	

3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Books:

1. Biomedical Signal Analysis-Rangaraj M Rangayyan, John Wiley & Sons 2002
2. Biomedical Digital Signal Processing- Willis J Tompkins, PHI2001.
3. Biomedical Signal Processing Principles and Techniques-D C Reddy, McGraw-Hill publications, 2005.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

Speech Signal Processing			
Course Code	21EC725	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • Introduce the models for speech production • Develop Time domain and frequency domain speech processing techniques • Introduce a predictive technique for speech compression • Provide fundamental knowledge required to understand and analyze speech recognition, synthesis and speaker identification systems. 			
Teaching-Learning Process (General Instructions)			
The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:			
<ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various techniques. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
Fundamentals of Human Speech Production: The Process of Speech Production, Short-Time Fourier representation of Speech, The Acoustic Theory of Speech production, Digital Models for Sampled Speech Signals.			
Teaching-Learning Process	Chalk and talk method, Power point presentations, Animation of process of speech production RBT Level: L1, L2, L3		
Module-2			
Time-Domain Methods for Speech Processing: Introduction to Short-Time Analysis of Speech, Short-Time Energy and Short-Time Magnitude, Short-Time Zero-Crossing Rate, The Short-Time Autocorrelation Function, Speech vs Silence detection.			
Teaching-Learning Process	Chalk and talk method, Power point presentation Simulation of Short Time analysis algorithm using tools like Matlab/simulink RBT Level: L1, L2, L3		
Module-3			
Frequency Domain Representations: Discrete-Time Fourier Analysis, Short-Time Fourier Analysis, Overlap Addition (OLA) and Filter Bank Summation (FBS) Method of Synthesis, Time-Decimated Filter Banks, Two-Channel Filter Banks, Modifications of the STFT.			
Teaching-Learning Process	Chalk and talk method, Power point presentation Visualization of speech using spectrogram RBT Level: L1, L2, L3		

Module-4	
The Cepstrum and Homomorphic Speech Processing: Introduction, Homomorphic Systems for Convolution, Homomorphic Analysis of the Speech Model, Computing the Short-Time Cepstrum and Complex Cepstrum of Speech, Homomorphic Filtering of Natural Speech, Cepstrum Analysis of All-Pole Models, Cepstrum Distance Measures.	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-5	
Linear Predictive Analysis of Speech Signals: Introduction to Basic Principles of Linear Predictive Analysis, Computation of the Gain for the Model, Frequency Domain Interpretations of Linear Predictive Analysis, Solution of the LPC Equations, The Prediction Error Signal.	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Course outcomes (Course Skill Set) At the end of the course the student will be able to: <ol style="list-style-type: none"> 1. Model speech production system and describe the fundamentals of speech. 2. Apply time domain and frequency domain algorithms, on speech to find, enhance and modify speech parameters. 3. Choose an appropriate processing technique for a given application. 4. Analyse speech recognition, synthesis and speaker identification systems 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour) <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester Two assignments each of 10 Marks <ol style="list-style-type: none"> 4. First assignment at the end of 4th week of the semester 5. Second assignment at the end of 9th week of the semester Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 Marks (duration 01 hours) <ol style="list-style-type: none"> 6. At the end of the 13th week of the semester The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks (to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course). CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course. Semester End Examination: Theory SEE will be conducted by University as per the scheduled timetable, with common question	

papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books

1. **Digital Processing of Speech Signals** - L R Rabiner and R W Schafer, Pearson Education Asia, 2004.
2. **Theory and Applications of Digital Speech Processing**-Rabiner and Schafer, Pearson Education 2011.

Reference Books

1. **Fundamentals of Speech Recognition**- Lawrence Rabiner and Biing-Hwang Juang, Pearson Education, 2003.
2. **Speech and Language Processing**-An Introduction to Natural Language Processing, Computational Linguistics, and Speech Recognition- Daniel Jurafsky and James H Martin, Pearson Prentice Hall, 2009.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

IoT & Wireless Sensor Networks			
Course Code	21EC731	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:0	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • To provide an exposure to the broad perspective of Internet of Things with respect to the characteristics, design, technologies and applications. • To provide a basic understanding of the important aspects of Wireless sensor networks covering applications, sensor and transmission technology & systems, middleware, performance and traffic management. 			
Teaching-Learning Process (General Instructions)			
The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:			
<ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the various concepts. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Topics will be introduced in multiple representations. 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
Internet of Things: Introduction, Physical design, Logical design, Enabling technologies, Levels & deployment templates. Text 1: Chapter 1			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		
Module-2			
Domain Specific IoTs: Home automation, cities, environment, energy, retail, logistics, agriculture, industry, health & lifestyle. Text 1: Chapter 2			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		
Module-3			
Wireless Sensor Networks: Introduction, applications of sensor networks, basic overview of the technology, basic sensor network architectural elements, present day sensor network research, challenges and hurdles, examples of Category 2 WSN applications, examples of Category 1 WSN applications			

Text 2: Chapter 1 – 1.1, 1.1.2, 1.2, 1.2.1, 1.2.2 (phase 4), 1.2.3 Chapter 2: 2.4, 2.5	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-4	
<p>Wireless sensor technology: Introduction, sensor node technology – overview, hardware and software, sensor taxonomy, WN operating environment, WN trends.</p> <p>Wireless Transmission technology and systems: Introduction, Campus applications, MAN/WAN applications.</p> <p>Text 2: Chapter 3: 3.1, 3.2 – 3.2.1, 3.2.2, 3.3, 3.4, 3.5 Chapter 4: 4.1, 4.3.1, 4.3.2</p>	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-5	
<p>Middleware for WSNs: Introduction, principles, architecture, data related functions</p> <p>Performance and traffic management: background, WSN Design issues, performance modelling of WSNs.</p> <p>Text 2: Chapter 8: 8.1, 8.2, 8.3, 8.3.1 Chapter 11: 11.2, 11.3, 11.4</p>	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
<p>Course outcome (Course Skill Set)</p> <p>At the end of the course the student will be able to:</p> <ol style="list-style-type: none"> 1. Understand the characteristics, building blocks, enabling technologies of the IoT systems 2. Describe the characteristics and applications of domain specific IoTs. 3. Discuss the overview of the Wireless sensor networks characteristics and applications. 4. Present the sensor, transmission technology and systems associated with WSN. 5. Understand the concepts of middleware, performance evaluation and traffic management in WSN. 	
<p>Assessment Details (both CIE and SEE)</p> <p>The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.</p> <p>Continuous Internal Evaluation:</p> <p>Three Unit Tests each of 20 Marks (duration 01 hour)</p> <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester <p>Two assignments each of 10 Marks</p> <ol style="list-style-type: none"> 4. First assignment at the end of 4th week of the semester 5. Second assignment at the end of 9th week of the semester <p>Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 Marks (duration 01 hours)</p> <ol style="list-style-type: none"> 6. At the end of the 13th week of the semester <p>The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks</p> <p>(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).</p> <p>CIE methods /question paper is designed to attain the different levels of Bloom’s taxonomy as per</p>	

the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

1. 'Internet of Things', Arshdeep Bagha and Vijay Madiseti, Universities Press, 2015
2. 'Wireless Sensor Networks', Kazem Sohraby, Daniel Minoli and Taieb Znati, Wiley, 2015.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
 B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
 NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
 (Effective from the academic year 2021 – 22)

VII Semester

Network Security			
Course Code	21EC732	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • Preparation: To prepare students with fundamental knowledge/ overview in the field of Network Security with knowledge of security mechanisms and services. • Core Competence: To equip students with a basic foundation of Network Security by delivering the basics of Transport Level Security, Secure Socket Layer, Internet Protocol security, Intruders, Intrusion detection and Malicious Software, Firewalls, Firewall characteristics, Biasing and Configuration. 			
Teaching-Learning Process (General Instructions)			
<p>These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none"> 1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes. 2. Show Video/animation films to explain the different Network Security Techniques / Algorithms 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking 5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it. 6. Topics will be introduced in a multiple representation. 7. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them. 8. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 9. Adopt Flipped class technique by sharing the materials / Sample Videos prior to the class and have discussions on the that topic in the succeeding classes 10. Give Programming Assignments 			
Module-1			
Attacks on Computers and Computer Security: Need for Security, Security Approaches, Principles of Security Types of Attacks. (Text2: Chapter1) Security Mechanisms, Services and Attacks, A model for Network security (Text1: Chapter1: 3, 4, 5, 6) Network Access Control, Extensible Authentication Protocol (Text1: Chapter 16: Section 1,2)			
Teaching-Learning Process	Chalk and talk method, YouTube videos, Flipped Class Technique RBT Level: L1, L2, L3		
Module-2			
Transport Level Security: Web Security Considerations, Secure Sockets Layer, Transport Layer Security, HTTPS, Secure Shell (SSH) (Text1: Chapter15)			
Teaching-Learning Process	Chalk and talk method YouTube videos, Flipped Class Technique and PPTs. Self-study topics: Block cipher modes, Cryptographic Hash functions and MAC codes RBT Level: L1, L2, L3		

Module-3	
IP Security: Overview of IP Security (IPSec), IP Security Architecture, Modes of Operation, Security Associations (SA), Authentication Header (AH), Encapsulating Security Payload (ESP), Internet Key Exchange. (Text1: Chapter19)	
Teaching-Learning Process	Chalk and talk method, YouTube videos, Flipped Class Technique and PPTs. Self-study topics: OSI Model RBT Level: L1, L2, L3
Module-4	
Intruders: Intruders, Intrusion Detection, Password Management. (Chapter20-Text1) MALICIOUS SOFTWARE: Viruses and Related Threats, Virus Countermeasures, (Chapter21-Text1)	
Teaching-Learning Process	Chalk and talk method, YouTube videos, Flipped Class Technique and PPTs. RBT Level: L1, L2, L3
Module-5	
Firewalls: The Need for firewalls, Firewall Characteristics, Types of Firewalls, Firewall Biasing, Firewall location and configuration (Chapter 22-Text 1)	
Teaching-Learning Process	Chalk and talk method, YouTube videos, Flipped Class Technique and PPTs. RBT Level: L1, L2, L3
Course outcomes (Course Skill Set) At the end of the course the student will be able to: <ol style="list-style-type: none"> 1. Explain network security services and mechanisms and explain security concepts 2. Understand the concept of Transport Level Security and Secure Socket Layer. 3. Explain Security concerns in Internet Protocol security 4. Explain Intruders, Intrusion detection and Malicious Software 5. Describe Firewalls, Firewall Characteristics, Biasing and Configuration 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour) <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester Two assignments each of 10 Marks <ol style="list-style-type: none"> 4. First assignment at the end of 4th week of the semester 5. Second assignment at the end of 9th week of the semester Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 Marks (duration 01 hours) <ol style="list-style-type: none"> 6. At the end of the 13th week of the semester The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks (to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course). CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per	

the outcome defined for the course.**Semester End Examination:**

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:**Text Books:**

1. William Stallings, "Cryptography and Network Security Principles and Practice", Pearson Education Inc., 5th Edition, 2014, ISBN: 978-81-317- 6166-3
2. Atul Kahate, "Cryptography and Network Security", TMH, 2003.

Reference Books:

1. Cryptography and Network Security, Behrouz A Forouzan, TMH, 2007.
2. Introduction to Computer Security, Matt Bishop, Sathyanarayana S V, Pearson Education, 2006, ISBN 81-7758-425/1.

Web links and Video Lectures (e-Resources)

<https://nptel.ac.in/courses/106105031>
<https://nptel.ac.in/courses/128106006>

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Programming Assignments / Mini Projects can be given to improve programming skills.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

Fabrication Technology			
Course Code	21EC733	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • Familiarise with the concepts of different processes involved in fabrication process and also with packaging issues. • Apply principles to identify and analyse the various steps for the fabrication of various components. • Introduce the fundamental concepts relevant to VLSI fabrication. • Enable the students to understand the various VLSI fabrication techniques. 			
Teaching-Learning Process (General Instructions)			
The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:			
<ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various techniques. 3. Encourage collaborative (Group) Learning in the class. 4. Topics will be introduced in multiple representations. 5. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
Crystal Growth and Wafer Preparation: Introduction, Electronic grade Silicon, Czochralski Crystal Growing, Silicon Shaping			
Epitaxy: Introduction, Vapor-Phase Epitaxy			
Text Book 1.1 to 1.4, 2.1 to 2.2			
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, Videos on crystal growth process		
	Self-study topics: Mask Preparation		
	RBT Level: L1, L2, L3		
Module-2			
Epitaxy: Molecular beam epitaxy, Epitaxial evaluation			
Oxidation: Introduction, Growth mechanism and kinetics, Thin oxides, oxidation techniques, oxide properties, redistribution of dopants, oxidation of polysilicon, oxidation-induced defects			
Text Book 2.3 and 2.5, 3.1 to 3.8			
Teaching-Learning Process	Chalk and talk method, Power point presentation, videos on Epitaxial process		
	Self-study topics: Advanced oxidation techniques		
	RBT Level: L1, L2, L3		
Module-3			
Lithography: Introduction, Optical Lithography, Electron Lithography, X-ray lithography, Ion Lithography			
Text Book 4.1 to 4.5			
Teaching-	Chalk and talk method, PowerPoint Presentation, Videos on Lithography		

Learning Process	Self-study topics: Sputtering and edge lithography RBT Level: L1, L2, L3
Module-4	
Diffusion: Introduction, Models of diffusion in solids, fick's 1D diffusion equation, atomic diffusion mechanism, Diffusivities, Measurement techniques, fast diffusants in silicon, diffusion in polycrystalline silicon, diffusion in SiO ₂ Ion Implantation: Introduction, Implantation equipment Text Book 7.1 to 7.9, 8.1 and 8.3	
Teaching-Learning Process	Chalk and talk method, PowerPoint Presentation, Videos on diffusion method Self-study topics: Effect of doping concentration in diffusion process RBT Level: L1, L2, L3
Module-5	
Ion Implantation: Annealing, Shallow Junctions, High energy implantation Metallization: Introduction, Metallization applications, metallization choices, Metallization problems, New role of metallization. Text Book 8.4 to 8.6, 9.1 to 9.7 (except 9.4 and 9.5)	
Teaching-Learning Process	Chalk and talk method, Power point presentation, Videos on Annealing process Self-study topics: e-beam evaporation, plasma spray deposition RBT Level: L1, L2, L3
Course outcome (Course Skill Set) At the end of the course the student will be able to: <ol style="list-style-type: none"> 1. Understanding the process in the field of Fabrication technology. 2. Understand the properties and growth mechanism of oxidation. 3. Relate to the competing methods of various lithographic techniques and their limitations. 4. Analyse the diffusion profiles and models in various materials. 5. Describe the Metallization choices, properties and selection of optimum deposition process. 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour) <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester Two assignments each of 10 Marks <ol style="list-style-type: none"> 4. First assignment at the end of 4th week of the semester 5. Second assignment at the end of 9th week of the semester Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 Marks (duration 01 hours) <ol style="list-style-type: none"> 6. At the end of the 13th week of the semester The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks (to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course). CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per	

the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Book:

VLSI Technology, S M Sze, 2nd edition, Mc Graw Hill.

Reference Books:

1. VLSI Fabrication Principles, S K Gandhi, John Willey & Sons.
2. Micromachined transducer, G T A Kovacs, McGraw Hill.

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

Machine Learning with Python			
Course Code	21EC734	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	2:0: 2:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
<ul style="list-style-type: none"> • To understand the basic theory underlying machine learning. • To be able to formulate machine learning problems corresponding to different applications. • To understand a range of machine learning algorithms along with their strengths and weaknesses. • To be able to apply machine learning algorithms to solve problems of moderate complexity. • To apply the algorithms to a real-world problem, optimize the models learned and report on the expected accuracy that can be achieved by applying the models. 			
Teaching-Learning Process (General Instructions)			
These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.			
<ol style="list-style-type: none"> 1. In addition to the traditional lecture method, different types of innovative teaching methods may be adopted so that the delivered lessons shall develop student's theoretical and programming skills. 2. State the need for learning Machine Learning with real-life examples. 3. Support and guide the students for self-study. 4. You will also be responsible for assigning homework, grading assignments and quizzes, and documenting students & progress 5. Encourage the students for group learning to improve their creative and analytical skills. 6. Show short, related video lectures in the following ways: <ul style="list-style-type: none"> • As an introduction to new topics (pre-lecture activity). • As a revision of topics (post-lecture activity). • As additional examples (post-lecture activity). • As an additional material of challenging topics (pre-and post-lecture activity). • As a model solution of some real world problems. (post-lecture activity). 			
Module-1			
Introduction:			
Introduction to Machine Learning, Building intelligent machines to transform data into knowledge, The three different types of machine learning, An introduction to the basic terminology and notations, A roadmap for building machine learning systems, Using Python for machine learning.			
Training Machine Learning Algorithms for Classification			
Artificial neurons – a brief glimpse into the early history of machine learning, Implementing a perceptron learning algorithm in Python, Adaptive linear neurons and the convergence of learning. Textbook 1: Chapters 1, 2			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		
Module-2			
A Tour of Machine Learning Classifiers Using Scikit-Learn			
Choosing a classification algorithm, First steps with scikit-learn, Modeling class probabilities via logistic regression, Maximum margin classification with support vector machines, Solving nonlinear problems using a kernel SVM, Decision tree learning, K-nearest neighbors – a lazy learning algorithm			

Building Good Training Sets – Data Preprocessing	
Dealing with missing data, Handling categorical data, Partitioning a dataset in training and test sets, Bringing features onto the same scale, Selecting meaningful features, Assessing feature importance with random forests. Textbook 1: Chapters 3 ,4	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-3	
Compressing Data via Dimensionality Reduction	
Unsupervised dimensionality reduction via principal component Analysis, Supervised data compression via linear discriminant analysis, Using kernel principal component analysis for nonlinear mappings	
Learning Best Practices for Model Evaluation and Hyperparameter Tuning	
Streamlining workflows with pipelines, Using k-fold cross-validation to assess model performance, Debugging algorithms with learning and validation curves, Fine-tuning machine learning models via grid search, Looking at different performance evaluation metrics	
Applying Machine Learning to Sentiment Analysis	
Obtaining the IMDb movie review dataset, Introducing the bag-of-words model, training a logistic regression model for document classification , Working with bigger data – online algorithms and out-of-core learning Textbook 1: Chapters 5,6,8	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-4	
Embedding a Machine Learning Model into a Web Application	
Serializing fitted scikit-learn estimators, Setting up a SQLite database for data storage, Developing a web application with Flask, Turning the movie classifier into a web application, Deploying the web application to a public server	
Predicting Continuous Target Variables with Regression Analysis	
Introducing a simple linear regression model, Exploring the Housing Dataset, Implementing an ordinary least squares linear regression model, Fitting a robust regression model using RANSAC, Evaluating the performance of linear regression models, Using regularized methods for regression- Turning a linear regression model into a curve – polynomial regression Textbook 1: Chapters 9,10	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-5	
Working with Unlabeled Data – Clustering Analysis	
Grouping objects by similarity using k-means, Organizing clusters as a hierarchical tree,	
Training Artificial Neural Networks for Image Recognition	
Modeling complex functions with artificial neural networks, Classifying handwritten digits, Training an artificial neural network, Other neural network architectures Textbook 1: Chapters 11,12	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3

Course outcomes (Course Skill Set)

At the end of the course the student will be able to:

1. Appreciate the importance of visualization in the data analytics solution
2. Apply structured thinking to unstructured problems
3. Understand a very broad collection of machine learning algorithms and problems
4. Learn algorithmic topics of machine learning and mathematically deep enough to introduce the required theory
5. Develop an appreciation for what is involved in learning from data.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5th week of the semester
2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module. Marks scored out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:**Text Books:**

1. Python Machine Learning by Sebastian Raschka, Published by Packt Publishing Ltd.
2. Machine Learning with Python for Everyone by Mark E Fenner
3. Machine Learning using Python by Manaranjan Pradhan & U Dinesh Kumar
4. Practical Machine Learning with Python by Dipanjan Sarkar, Raghav Bali & Tushar Sharma

Web links and Video Lectures (e-Resources)

- | |
|---|
| <ul style="list-style-type: none">• https://www.youtube.com/watch?v=RnFGwxJwx-0• https://www.youtube.com/watch?v=eq7KF7JTinU |
|---|

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning
--

- | |
|--|
| <ul style="list-style-type: none">• Using IRIS data set implement Adaline rule Classification Algorithm.• Implement Logistic Regression algorithm and generate corresponding graphs for overfitting and under fitting.• Implement linear SVM algorithm with maximum margin intuition.• Implement a kernel SVM to solve nonlinear problems.• Implement KNN Algorithm.• Implement decision tree algorithm.• Implement s rbf_kernel_pca for separating half-moon shapes.• Develop web application using flask. |
|--|

VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELAGAVI
B.E: Electronics & Communication Engineering / B.E: Electronics & Telecommunication Engineering
NEP, Outcome Based Education (OBE) and Choice Based Credit System (CBCS)
(Effective from the academic year 2021 – 22)

VII Semester

Multimedia Communication			
Course Code	21EC735	CIE Marks	50
Teaching Hours/Week (L:T:P:S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
Course objectives:			
This course will enable students to:			
<ul style="list-style-type: none"> • Understand the importance of multimedia in today's online and offline information sources and repositories. • Understand the how Text, Audio, Image and Video information can be represented digitally in a computer so that it can be processed, transmitted and stored efficiently. • Understand the Multimedia Transport in Wireless Networks • Understand the Real-time multimedia network applications. • Understand the Different network layer based application. 			
Teaching-Learning Process (General Instructions)			
The sample strategies, which the teacher can use to accelerate the attainment of the various course outcomes are listed in the following:			
<ol style="list-style-type: none"> 1. Lecture method (L) does not mean only the traditional lecture method, but a different type of teaching method may be adopted to develop the outcomes. 2. Show Video/animation films to explain the functioning of various techniques. 3. Encourage collaborative (Group) Learning in the class 4. Ask at least three HOTS (Higher-order Thinking) questions in the class, which promotes critical thinking 5. Topics will be introduced in multiple representations. 6. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding. 			
Module-1			
Multimedia Communications: Introduction, Multimedia information representation, Multimedia networks, multimedia applications, Application and networking terminology. (Chapter 1 of Text 1)			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2		
Module-2			
Information Representation: Introduction, Digitization principles, Text, Images, Audio and Video. (Chapter 2 of Text 1)			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		
Module-3			
Text and Image Compression: Introduction, Compression principles, text compression, image Compression. (Chapter 3 of Text 1)			
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3		

Module-4	
Audio and video compression: Introduction, Audio compression, video compression, video compression principles, video compression. (Chapter 4 of Text 1)	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2, L3
Module-5	
Multimedia Information Networks: Introduction, LANs, Ethernet, Token ring, Bridges, FDDI High-speed LANs, LAN protocol (Chap. 8 of Text 1).	
Teaching-Learning Process	Chalk and talk method, Power point presentation RBT Level: L1, L2
Course outcomes (Course Skill Set) At the end of the course the student will be able to: <ol style="list-style-type: none"> 1. Understand basics of different multimedia networks and applications. 2. Understand different compression techniques to compress audio and video. 3. Describe multimedia Communication across Networks. 4. Analyse different media types to represent them in digital form. 5. Compress different types of text and images using different compression techniques. 	
Assessment Details (both CIE and SEE) The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together. Continuous Internal Evaluation: Three Unit Tests each of 20 Marks (duration 01 hour) <ol style="list-style-type: none"> 1. First test at the end of 5th week of the semester 2. Second test at the end of the 10th week of the semester 3. Third test at the end of the 15th week of the semester Two assignments each of 10 Marks <ol style="list-style-type: none"> 4. First assignment at the end of 4th week of the semester 5. Second assignment at the end of 9th week of the semester Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 Marks (duration 01 hours) <ol style="list-style-type: none"> 6. At the end of the 13th week of the semester The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks (to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course). CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course. Semester End Examination: Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (duration 03 hours) <ol style="list-style-type: none"> 1. The question paper will have ten questions. Each question is set for 20 marks. 2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), should have a mix of topics under that module. The students have to answer 5 full questions, selecting one full question from each module. Marks scored	

out of 100 shall be reduced proportionally to 50 marks

Suggested Learning Resources:

Text Books:

Multimedia Communications- Fred Halsall, Pearson Education, 2001, ISBN -978813170994

Reference Books:

1. Multimedia: Computing, Communications and Applications- Raif Steinmetz, Klara Nahrstedt, Pearson Education, 2002, ISBN-978817758
2. Fundamentals of Multimedia – Ze-Nian Li, Mark S Drew, and Jiangchuan Liu.

Activity Based Learning (Suggested Activities in Class)/ Practical Based learning

- Implementation of compression algorithms using MATLAB/ any open source tools (Python, Scilab, etc.)